数据搜索系统,热门电子元器件搜索 |
|
TSC87C51 数据表(PDF) 5 Page - TEMIC Semiconductors |
|
TSC87C51 数据表(HTML) 5 Page - TEMIC Semiconductors |
5 / 6 page TSC87C51/52 5 MATRA MHS Rev. A – 10 September 1997 Glossary Power off Flag This flag is used by the software to make the difference between a power on reset and a reset exiting from power down. In the power down mode, the crystal is stopped and the microcontroller power consumption is closed to zero. This flag is useful for low power application using the power down mode. Enhanced Timer 2 Two new features are added to the timer 2 : D Configuration as an up/down counter D Clock out generation UART : Automatic Address Recognition Two new features are added to the UART. These features lower the software task during multi mode operation : D Automatic Address Recognition ; in this mode the address recognition is done by hardware rather than by software. D Framing error Detection; a new bit warn the software that one stop bit is missing. Power–Down output using external interrupt With this feature an external interrupt can cause a recover from power down mode ; otherwise, only a reset can restart the microcontroller. this feature provides more flexibility for low power systems. ALE disabling The “Address Latch Enable” is activated at a constant rate of 1/6 the oscillator frequency, except during an external data memory access at which one ALE pulse is skipped. When no external RAM and ROM access is required, the ALE is not necessary and can generated noise and EMI. With the ALE disable, this signal is only generated under software when it is required. ONCE mode The ON–Circuit Emulation (ONCE) mode facilitates testing and debugging of the system using the microcontroller without having to remove the device from the circuit. In this mode, the device is placed on an inactive state and an emulator or test CPU can be used to drive the circuit. EPROM lock bits The program lock bits protect the program memory from software piracy. Four levels interrupt priority The initial 8051 architecture has two levels interrupt priority. A second Interrupt Priority register has been added, increasing the number of priority levels to four. This feature provides more flexibility to real time systems. Full Static Design This allows to reduce the system power consumption by bringing the clock frequency down to any value, even 0 Mhz (DC), without loss of data. |
类似零件编号 - TSC87C51 |
|
类似说明 - TSC87C51 |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |