数据搜索系统,热门电子元器件搜索
  Chinese▼

Delete All
ON OFF
ALLDATASHEETCN.COM

X  

预览 PDF Download HTML

ISP1016E Datasheet(数据表) 2 Page - Lattice Semiconductor

部件型号  ISP1016E
说明  High-Density Programmable Logic
下载  15 Pages
Scroll/Zoom Zoom In 100% Zoom Out
制造商  LATTICE [Lattice Semiconductor]
网页  http://www.latticesemi.com
标志 LATTICE - Lattice Semiconductor

ISP1016E Datasheet(HTML) 2 Page - Lattice Semiconductor

  ISP1016E 数据表 HTML 1Page - Lattice Semiconductor ISP1016E 数据表 HTML 2Page - Lattice Semiconductor ISP1016E 数据表 HTML 3Page - Lattice Semiconductor ISP1016E 数据表 HTML 4Page - Lattice Semiconductor ISP1016E 数据表 HTML 5Page - Lattice Semiconductor ISP1016E 数据表 HTML 6Page - Lattice Semiconductor ISP1016E 数据表 HTML 7Page - Lattice Semiconductor ISP1016E 数据表 HTML 8Page - Lattice Semiconductor ISP1016E 数据表 HTML 9Page - Lattice Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 2 page
background image
2
1996 ISP Encyclopedia
Specifications ispLSI and pLSI 1016E
Functional Block Diagram
Figure 1. ispLSI and pLSI 1016E Functional Block Diagram
The devices also have 32 I/O cells, each of which is
directly connected to an I/O pin. Each I/O cell can be
individually programmed to be a combinatorial input,
registered input, latched input, output or bi-directional
I/O pin with 3-state control. The signal levels are TTL
compatible voltages and the output drivers can source
4 mA or sink 8 mA. Each output can be programmed
independently for fast or slow output slew rate to mini-
mize overall output switching noise.
Eight GLBs, 16 I/O cells, two dedicated inputs and one
ORP are connected together to make a Megablock (see
figure 1). The outputs of the eight GLBs are connected to
a set of 16 universal I/O cells by the ORP. Each ispLSI
and pLSI 1016E device contains two Megablocks.
The GRP has, as its inputs, the outputs from all of the
GLBs and all of the inputs from the bi-directional I/O cells.
All of these signals are made available to the inputs of the
GLBs. Delays through the GRP have been equalized to
minimize timing skew.
Clocks in the ispLSI and pLSI 1016E devices are se-
lected using the Clock Distribution Network. Three
dedicated clock pins (Y0, Y1 and Y2) are brought into the
distribution network, and five clock outputs (CLK 0,
CLK 1, CLK 2, IOCLK 0 and IOCLK 1) are provided to
route clocks to the GLBs and I/O cells. The Clock Distri-
bution Network can also be driven from a special clock
GLB (B0 on the ispLSI and pLSI 1016E devices). The
logic of this GLB allows the user to create an internal
clock from a combination of internal signals within the
device.
I/O 0
I/O 1
I/O 2
I/O 3
GOE 0/IN 3
MODE*/IN 2
I/O 6
I/O 7
I/O 8
I/O 9
I/O 10
I/O 11
I/O 12
I/O 13
I/O 14
I/O 15
I/O 31
I/O 30
I/O 29
I/O 28
I/O 27
I/O 26
I/O 25
I/O 24
I/O 23
I/O 22
I/O 21
I/O 20
I/O 19
I/O 18
I/O 17
I/O 16
*SDI/IN 0
*SDO/IN 1
I/O 4
I/O 5
*ispEN/NC
Global
Routing
Pool
(GRP)
CLK 0
CLK 1
CLK 2
IOCLK 0
IOCLK 1
Clock
Distribution
Network
A0
A1
A2
A3
A4
A5
A6
A7
B7
B6
B5
B4
B3
B2
B1
B0
Generic
Logic Blocks
(GLBs)
Megablock
**Note: Y1 and RESET
are multiplexed
on the same pin
* ispLSI 1016E Only
0139B(1a)-isp




HTML 页

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15 


数据表 下载

Go To PDF Page


链接网址


Privacy Policy
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ]  

关于 Alldatasheet    |   广告服务   |   联系我们   |   隐私政策   |   书签   |   链接交换   |   制造商名单
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  , Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp  |   Russian : Alldatasheetru.com
Korean : Alldatasheet.co.kr   |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com  |   Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl