数据搜索系统,热门电子元器件搜索
  Chinese▼

Delete All
ON OFF
ALLDATASHEETCN.COM

X  

预览 PDF Download HTML

ISP1016E Datasheet(数据表) 6 Page - Lattice Semiconductor

部件型号  ISP1016E
说明  High-Density Programmable Logic
下载  15 Pages
Scroll/Zoom Zoom In 100% Zoom Out
制造商  LATTICE [Lattice Semiconductor]
网页  http://www.latticesemi.com
标志 LATTICE - Lattice Semiconductor

ISP1016E Datasheet(HTML) 6 Page - Lattice Semiconductor

Back Button ISP1016E 数据表 HTML 2Page - Lattice Semiconductor ISP1016E 数据表 HTML 3Page - Lattice Semiconductor ISP1016E 数据表 HTML 4Page - Lattice Semiconductor ISP1016E 数据表 HTML 5Page - Lattice Semiconductor ISP1016E 数据表 HTML 6Page - Lattice Semiconductor ISP1016E 数据表 HTML 7Page - Lattice Semiconductor ISP1016E 数据表 HTML 8Page - Lattice Semiconductor ISP1016E 数据表 HTML 9Page - Lattice Semiconductor ISP1016E 数据表 HTML 10Page - Lattice Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 6 page
background image
6
1996 ISP Encyclopedia
Specifications ispLSI and pLSI 1016E
Internal Timing Parameters1
tiobp
1. Internal Timing Parameters are not tested and are for reference only.
2. Refer to Timing Model in this data sheet for further details.
3. The XOR Adjacent path can only be used by Lattice hard macros.
Table 2-0036-16/125,100, 80
Inputs
UNITS
-125
MIN.
-100
MIN.
MAX.
MAX.
DESCRIPTION
#
2
PARAMETER
22 I/O Register Bypass
0.4
ns
tiolat
23 I/O Latch Delay
2.4
ns
tgrp1
29 GRP Delay, 1 GLB Load
1.9
ns
GLB
t1ptxor
36 1 Product Term/XOR Path Delay
––
6.1
ns
t20ptxor
37 20 Product Term/XOR Path Delay
––
6.1
ns
txoradj
38 XOR Adjacent Path Delay
––
6.6
ns
tgbp
39 GLB Register Bypass Delay
––
1.6
ns
tgsu
40 GLB Register Setup Time before Clock
0.2
ns
tgh
41 GLB Register Hold Time after Clock
2.5
ns
tgco
42 GLB Register Clock to Output Delay
1.9
ns
3
tgro
43 GLB Register Reset to Output Delay
6.3
ns
tptre
44 GLB Product Term Reset to Register Delay
5.1
ns
tptoe
45 GLB Product Term Output Enable to I/O Cell Delay
7.1
ns
tptck
46 GLB Product Term Clock Delay
4.8
5.3
ns
ORP
0.3
1.8
GRP
1.8
t4ptbpc
34 4 Product Term Bypass Path Delay (Combinatorial)
––
5.7
ns
4.4
4.4
4.4
1.0
3.9
t4ptbpr
35 4 Product Term Bypass Path Delay (Registered)
––
5.6
ns
3.9
0.2
1.5
1.8
4.4
3.5
5.5
3.2
3.5
torp
47 ORP Delay
1.0
ns
torpbp
48 ORP Bypass Delay
0.0
ns
1.0
0.0
tiosu
24 I/O Register Setup Time before Clock
3.0
3.5
ns
tioh
25 I/O Register Hold Time after Clock
-0.3
-0.4
ns
tioco
26 I/O Register Clock to Out Delay
5.0
ns
4.0
tior
27 I/O Register Reset to Out Delay
5.0
ns
4.0
tdin
28 Dedicated Input Delay
2.6
ns
2.2
-80
MIN. MAX.
0.6
3.6
4.5
-0.6
7.5
7.5
3.9
2.9
7.1
8.2
8.3
1.9
8.1
7.3
-0.6
4.3
2.9
7.0
7.2
9.7
6.8
7.5
1.5
0.0
tgrp16
32 GRP Delay, 16 GLB Loads
––
3.1
ns
tgrp4
30 GRP Delay, 4 GLB Loads
––
2.2
ns
2.4
1.9
tgrp8
31 GRP Delay, 8 GLB Loads
––
2.5
ns
2.1
4.7
3.3
3.8




HTML 页

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15 


数据表 下载

Go To PDF Page


链接网址


Privacy Policy
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ]  

关于 Alldatasheet    |   广告服务   |   联系我们   |   隐私政策   |   书签   |   链接交换   |   制造商名单
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  , Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp  |   Russian : Alldatasheetru.com
Korean : Alldatasheet.co.kr   |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com  |   Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl