数据搜索系统,热门电子元器件搜索 |
|
CS4525 数据表(PDF) 10 Page - Cirrus Logic |
|
CS4525 数据表(HTML) 10 Page - Cirrus Logic |
10 / 91 page 10 DS726A1 CS4525 2. PIN DESCRIPTIONS - HARDWARE MODE Pin Name Pin # Pin Description CLK_FREQ0 CLK_FREQ1 1 2 Clock Frequency (Input) - Determines the frequency of the clock expected to be driven into the SYS_CLK pin. ADC/SP 3 ADC/Serial Port (Input) - Selects between the Analog to Digital Converter and the Serial Port for audio input. Selects the ADC when high or the serial port when low. LRCK 4 Left Right Clock (Input) - Determines which channel, Left or Right, is currently active on the serial audio data line. SCLK 5 Serial Clock (Input) - Serial bit clock for the serial audio interface. SDIN 6 Serial Audio Data Input (Input) - Input for two’s complement serial audio data. MUTE 7 Mute (Input) - Mute input signal. RST 8 Reset (Input) - The device enters a low power mode and all internal registers are reset to their default settings when this pin is driven low. Top-Down (Through Package) View 48-Pin QFN Package 12 7 6 5 4 3 2 1 11 10 9 8 25 30 31 32 33 34 35 36 26 27 28 29 14 13 15 16 17 18 19 20 21 22 23 24 47 48 46 45 44 43 42 41 40 39 38 37 CLK_FREQ0 CLK_FREQ1 ADC/SP LRCK SCLK SDIN MUTE RST LVD DGND VD_REG VD VP OUT1 PGND PGND OUT2 VP VP OUT3 PGND PGND OUT4 VP CS4525 |
类似零件编号 - CS4525 |
|
类似说明 - CS4525 |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |