数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TPA5051RSATG4 数据表(PDF) 7 Page - Texas Instruments

Click here to check the latest version.
部件名 TPA5051RSATG4
功能描述  FOUR CHANNEL DIGITAL AUDIO LIP-SYNC DELAY WITH I2C CONTROL
Download  19 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

TPA5051RSATG4 数据表(HTML) 7 Page - Texas Instruments

Back Button TPA5051RSATG4 Datasheet HTML 3Page - Texas Instruments TPA5051RSATG4 Datasheet HTML 4Page - Texas Instruments TPA5051RSATG4 Datasheet HTML 5Page - Texas Instruments TPA5051RSATG4 Datasheet HTML 6Page - Texas Instruments TPA5051RSATG4 Datasheet HTML 7Page - Texas Instruments TPA5051RSATG4 Datasheet HTML 8Page - Texas Instruments TPA5051RSATG4 Datasheet HTML 9Page - Texas Instruments TPA5051RSATG4 Datasheet HTML 10Page - Texas Instruments TPA5051RSATG4 Datasheet HTML 11Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 19 page
background image
www.ti.com
GENERAL I2C OPERATION
Register(N)
8-BitDatafor
8-BitDatafor
Register(N+1)
SINGLE-AND MULTIPLE-BYTE TRANSFERS
TPA5051
SLOS497A – JUNE 2006 – REVISED JULY 2006
APPLICATION INFORMATION (continued)
The I2C bus employs two signals; SDA (data) and SCL (clock), to communicate between integrated circuits in a
system. Data is transferred on the bus serially, one bit at a time. The address and data are transferred in byte
(8-bit) format with the most-significant bit (MSB) transferred first. In addition, each byte transferred on the bus is
acknowledged by the receiving device with an acknowledge bit. Each transfer operation begins with the master
device driving a start condition on the bus and ends with the master device driving a stop condition on the bus.
The bus uses transitions on the data terminal (SDA) while the clock is high to indicate start and stop conditions.
A high-to-low transition on SDA indicates a start and a low-to-high transition indicates a stop. Normal data-bit
transitions must occur within the low time of the clock period. These conditions are shown in Figure 5. The
master generates the 7-bit slave address and the read/write (R/W) bit to open communication with another
device and then wait for an acknowledge condition. The TPA5051 holds SDA low during acknowledge clock
period to indicate an acknowledgement. When this occurs, the master transmits the next byte of the sequence.
Each device is addressed by a unique 7-bit slave address plus R/W bit (1 byte). All compatible devices share
the same signals via a bidirectional bus using a wired-AND connection.
An external pull-up resistor must be used for the SDA and SCL signals to set the HIGH level for the bus. When
the bus level is 5 V, pull-up resistors between 1 k
Ω and 2 kΩ in value must be used. For a bus level of 3.3 V,
higher resistor values, such as 10 k
Ω, may be used.
Figure 5. Typical I2C Sequence
There is no limit on the number of bytes that can be transmitted between start and stop conditions. When the
last word transfers, the master generates a stop condition to release the bus. A generic data transfer sequence
is shown in Figure 5.
The 7-bit address for the TPA5051 is selectable using the 3 address pins (ADD0, ADD1, ADD2). Table 1 lists
the 8 possible slave addresses.
Table 1. I2C Slave Address
SELECTABLE ADDRESS BITS
FIXED ADDRESS
(4 MSB bits)
ADD2
ADD1
ADD0
1101
0
0
0
1101
0
0
1
1101
0
1
0
1101
0
1
1
1101
1
0
0
1101
1
0
1
1101
1
1
0
1101
1
1
1
The serial control interface supports both single-byte and multi-byte read/write operations for all registers.
During multiple-byte read operations, the TPA5051 responds with data, a byte at a time, starting at the register
assigned, as long as the master device continues to respond with acknowledges.
7
Submit Documentation Feedback


类似零件编号 - TPA5051RSATG4

制造商部件名数据表功能描述
logo
Texas Instruments
TPA5051RSATG4 TI-TPA5051RSATG4 Datasheet
794Kb / 21P
[Old version datasheet]   FOUR CHANNEL DIGITAL AUDIO LIP-SYNC DELAY WITH I2C CONTROL
More results

类似说明 - TPA5051RSATG4

制造商部件名数据表功能描述
logo
Texas Instruments
TPA5051 TI-TPA5051_07 Datasheet
794Kb / 21P
[Old version datasheet]   FOUR CHANNEL DIGITAL AUDIO LIP-SYNC DELAY WITH I2C CONTROL
TPA5050 TI-TPA5050_07 Datasheet
859Kb / 21P
[Old version datasheet]   STEREO DIGITAL AUDIO LIP-SYNC DELAY WITH I2C CONTROL
TPA5050 TI-TPA5050 Datasheet
486Kb / 17P
[Old version datasheet]   STEREO DIGITAL AUDIO LIP-SYNC DELAY WITH I2C CONTROL
TPA5050 TI-TPA5050_08 Datasheet
888Kb / 21P
[Old version datasheet]   STEREO DIGITAL AUDIO LIP-SYNC DELAY WITH I2C CONTROL
TPA5052 TI-TPA5052 Datasheet
261Kb / 10P
[Old version datasheet]   STEREO DIGITAL AUDIO LIP-SYNC DELAY
logo
Nippon Precision Circui...
SM5921A NPC-SM5921A Datasheet
152Kb / 27P
   8-channel Lip Sync Delay
logo
Renesas Technology Corp
R2S15901SP RENESAS-R2S15901SP Datasheet
200Kb / 8P
   Digital Delay IC for Lip Sync
logo
Sanyo Semicon Device
LC75051E SANYO-LC75051E Datasheet
82Kb / 9P
   CMOS IC Lip-Sync Enabling Audio DSP
logo
New Japan Radio
NJU26901 NJRC-NJU26901 Datasheet
106Kb / 8P
   Digital Audio Delay
NJU26904 NJRC-NJU26904 Datasheet
208Kb / 18P
   Digital Audio Delay
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com