数据搜索系统,热门电子元器件搜索 |
|
BU2661FV 数据表(PDF) 6 Page - Rohm |
|
BU2661FV 数据表(HTML) 6 Page - Rohm |
6 / 6 page FExternal dimensions (Units: mm) 919 Audio ICs BU2661FV FCircuit operation Output data timing The clock (RCLK) frequency is 1187.5Hz. Depending on the state of the internal PLL clock, the data (RDATA) is replaced in synchronous with either the rising or falling edge of the clock. To read the data, you may choose either the rising or falling edge of the clock as the reference. The data is valid for 416.7 µs. after the reference clock edge. QUAL pin operation: Indicates the quality of the demodulated data. (1) Good data: HI (2) Poor data: LO (3) No signal: LO (4) Noise input: HI / LO (flutters) ARI pin operation: ARI / RDS distinction (1) ARI: HI (2) RDS )ARI: HI (3) RDS: LO (4) No signal: unstable (5) Noise input: unstable RESET input pin: Resets the digital circuit. Connect to ground or leave open during operation. |
类似零件编号 - BU2661FV |
|
类似说明 - BU2661FV |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |