数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD9514BCPZ-REEL7 数据表(PDF) 3 Page - Analog Devices

部件名 AD9514BCPZ-REEL7
功能描述  1.6 GHz Clock Distribution IC, Dividers, Delay Adjust, Three Outputs
Download  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD9514BCPZ-REEL7 数据表(HTML) 3 Page - Analog Devices

  AD9514BCPZ-REEL7 Datasheet HTML 1Page - Analog Devices AD9514BCPZ-REEL7 Datasheet HTML 2Page - Analog Devices AD9514BCPZ-REEL7 Datasheet HTML 3Page - Analog Devices AD9514BCPZ-REEL7 Datasheet HTML 4Page - Analog Devices AD9514BCPZ-REEL7 Datasheet HTML 5Page - Analog Devices AD9514BCPZ-REEL7 Datasheet HTML 6Page - Analog Devices AD9514BCPZ-REEL7 Datasheet HTML 7Page - Analog Devices AD9514BCPZ-REEL7 Datasheet HTML 8Page - Analog Devices AD9514BCPZ-REEL7 Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 28 page
background image
AD9514
Rev. 0 | Page 3 of 28
SPECIFICATIONS
Typical (typ) is given for VS = 3.3 V ± 5%, TA = 25°C, RSET = 4.12 kΩ, LVPECL VOD = 790 mV, unless otherwise noted. Minimum (min)
and maximum (max) values are given over full VS and TA (−40°C to +85°C) variation.
CLOCK INPUT
Table 1.
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
CLOCK INPUT (CLK)
Input Frequency1
0
1.6
GHz
Input Sensitivity1
150
mV p-p
Input Common-Mode Voltage, VCM
1.5
1.6
1.7
V
Self-biased; enables ac coupling
Input Common-Mode Range, VCMR
1.3
1.8
V
With 200 mV p-p signal applied; dc-coupled
Input Sensitivity, Single-Ended
150
mV p-p
CLK ac-coupled; CLKB ac-bypassed to RF ground
Input Resistance
4.0
4.8
5.6
Self-biased
Input Capacitance
2
pF
1 A slew rate of 1 V/ns is required to meet jitter, phase noise, and propagation delay specifications.
CLOCK OUTPUTS
Table 2.
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
LVPECL CLOCK OUTPUTS
Termination = 50 Ω to VS − 2 V
(OUT0, OUT1) Differential
Output Frequency
0
1.6
GHz
Output High Voltage (VOH)
VS − 1.1
VS − 0.96
VS − 0.82
V
Output Low Voltage (VOL)
VS − 1.90
VS − 1.76
VS − 1.52
V
Output Differential Voltage (VOD)
640
790
960
mV
LVDS CLOCK OUTPUT
Termination = 100 Ω differential
(OUT2) Differential
Output Frequency
0
800
MHz
Differential Output Voltage (VOD)
250
350
450
mV
Delta VOD
30
mV
Output Offset Voltage (VOS)
1.125
1.23
1.375
V
Delta VOS
25
mV
Short-Circuit Current (ISA, ISB)
14
24
mA
Output shorted to GND
CMOS CLOCK OUTPUT
Single-ended measurements; termination open
(OUT2) Single-Ended
Complementary output on (OUT2B)
Output Frequency
0
250
MHz
With 5 pF load
Output Voltage High (VOH)
VS − 0.1
V
@ 1 mA load
Output Voltage Low (VOL)
0.1
V
@ 1 mA load


类似零件编号 - AD9514BCPZ-REEL7

制造商部件名数据表功能描述
logo
Analog Devices
AD9514 AD-AD9514_15 Datasheet
634Kb / 28P
   1.6 GHz Clock Distribution IC, Dividers, Delay Adjust, Three Outputs
REV. 0
More results

类似说明 - AD9514BCPZ-REEL7

制造商部件名数据表功能描述
logo
Analog Devices
AD9514 AD-AD9514_15 Datasheet
634Kb / 28P
   1.6 GHz Clock Distribution IC, Dividers, Delay Adjust, Three Outputs
REV. 0
AD9515 AD-AD9515_15 Datasheet
469Kb / 28P
   1.6 GHz Clock Distribution IC, Dividers, Delay Adjust, Two Outputs
REV. A
AD9515 AD-AD9515 Datasheet
656Kb / 28P
   1.6 GHz Clock Distribution IC, Dividers, Delay Adjust, Two Outputs
REV. 0
AD9515 AD-AD9515_V01 Datasheet
407Kb / 28P
   1.6 GHz Clock Distribution IC, Dividers, Delay Adjust, Two Outputs
Rev. B
AD9512BCPZ AD-AD9512BCPZ Datasheet
967Kb / 48P
   1.2 GHz Clock Distribution IC, 1.6 GHz Inputs, Dividers, Delay Adjust, Five Outputs
REV. A
AD9513 AD-AD9513_15 Datasheet
610Kb / 28P
   800 MHz Clock Distribution IC, Dividers, Delay Adjust, Three Outputs
REV. 0
AD9513 AD-AD9513 Datasheet
609Kb / 28P
   800 MHz Clock Distribution IC, Dividers, Delay Adjust, Three Outputs
REV. 0
AD9510 AD-AD9510_15 Datasheet
886Kb / 56P
   1.2 GHz Clock Distribution IC, PLL Core, Dividers, Delay Adjust, Eight Outputs
REV. B
AD9511 AD-AD9511_15 Datasheet
1Mb / 60P
   1.2 GHz Clock Distribution IC, PLL Core, Dividers, Delay Adjust, Five Outputs
REV. A
AD9510 AD-AD9510_16 Datasheet
1Mb / 56P
   1.2 GHz Clock Distribution IC, PLL Core, Dividers, Delay Adjust, Eight Outputs
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com