数据搜索系统,热门电子元器件搜索 |
|
AD9211BCPZ-250 数据表(PDF) 5 Page - Analog Devices |
|
AD9211BCPZ-250 数据表(HTML) 5 Page - Analog Devices |
5 / 21 page Preliminary Technical Data AD9211 Rev. PrA | Page 5 of 21 DIGITAL SPECIFICATIONS Table 3 (AVDD = 1.8 V, DRVDD = 1.8 V, TMIN = –40°C, TMAX = +85°C, DCS Enabled unless otherwise noted.) AD9211-170/-200 AD9211-250 Parameter Temp Min Typ Max Min Typ Max Unit CLOCK INPUTS Differential Input Voltage1 Full tbd tbd V Common-Mode Voltage2 Full tbd tbd V Input Resistance Full tbd tbd kΩ Input Capacitance 25°C 4 4 pF LOGIC INPUTS Logic 1 Voltage Full .8 x VDD 2.0 V Logic 0 Voltage Full .2 x AVDD 0.8 V Logic 1 Input Current Full 10 10 μA Logic 0 Input Current Full 10 10 μA Input Capacitance 25°C 4 4 pF LOGIC OUTPUTS3 VOD Differential Output Voltage Full 247 454 247 454 mV VOS Output Offset Voltage Full 1.125 1.375 1.125 1.375 V Output Coding Twos Complement, or Binary Twos Complement, or Binary 1 All ac specifications tested by driving CLK+ and CLK– differentially, |(CLK+)– (CLK–)| > 200 mV. 2 Clock inputs’ common mode can be externally set, such that xx.xV < (Clk+ or Clk- ) < zzz V. 3 LVDS RTermination = 100 Ω |
类似零件编号 - AD9211BCPZ-250 |
|
类似说明 - AD9211BCPZ-250 |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |