数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADSP-21363SBSQ-ENG 数据表(PDF) 10 Page - Analog Devices

部件名 ADSP-21363SBSQ-ENG
功能描述  SHARC Processor
Download  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADSP-21363SBSQ-ENG 数据表(HTML) 10 Page - Analog Devices

Back Button ADSP-21363SBSQ-ENG Datasheet HTML 6Page - Analog Devices ADSP-21363SBSQ-ENG Datasheet HTML 7Page - Analog Devices ADSP-21363SBSQ-ENG Datasheet HTML 8Page - Analog Devices ADSP-21363SBSQ-ENG Datasheet HTML 9Page - Analog Devices ADSP-21363SBSQ-ENG Datasheet HTML 10Page - Analog Devices ADSP-21363SBSQ-ENG Datasheet HTML 11Page - Analog Devices ADSP-21363SBSQ-ENG Datasheet HTML 12Page - Analog Devices ADSP-21363SBSQ-ENG Datasheet HTML 13Page - Analog Devices ADSP-21363SBSQ-ENG Datasheet HTML 14Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 44 page
background image
Rev. PrA
|
Page 10 of 44
|
September 2004
ADSP-21363
Preliminary Technical Data
PIN FUNCTION DESCRIPTIONS
ADSP-21363 pin definitions are listed below. Inputs identified
as synchronous (S) must meet timing requirements with respect
to CLKIN (or with respect to TCK for TMS and TDI). Inputs
identified as asynchronous (A) can be asserted asynchronously
to CLKIN (or to TCK for TRST). Tie or pull unused inputs to
VDDEXT or GND, except for the following:
• DAI_Px, SPICLK, MISO, MOSI, EMU, TMS, TRST, TDI,
and AD15–0 (NOTE: These pins have pullup resistors.)
The following symbols appear in the Type column of Table 3:
A = Asynchronous, G = Ground, I = Input, O = Output,
P = Power Supply, S = Synchronous, (A/D) = Active Drive,
(O/D) = Open Drain, and T = Three-State , (pd) = pulldown
resistor, (pu) = pullup resistor.
Table 3. Pin Descriptions
Pin
Type
State During &
After Reset
Function
AD15–0
I/O/T
(pu)
Three-state with
pullup enabled
Parallel Port Address/Data. The ADSP-21363 parallel port and its corresponding
DMA unit output addresses and data for peripherals on these multiplexed pins. The
multiplex state is determined by the ALE pin. The parallel port can operate in either
8-bit or 16-bit mode. Each AD pin has a 22.5 k
Ω internal pullup resistor. See Address
Data Modes on Page 13 for details of the AD pin operation.
For 8-bit mode: ALE is automatically asserted whenever a change occurs in the upper
16 external address bits, A23–8; ALE is used in conjunction with an external latch to
retain the values of the A23–8.
For 16-bit mode: ALE is automatically asserted whenever a change occurs in the
address bits, A15–0; ALE is used in conjunction with an external latch to retain the
values of the A15–0. To use these pins as flags (FLAGS15–0) or PWMs (PWM15–0), 1)
set (=1) bit 20 of the SYSCTL register to disable the parallel port, 2) set (=1) bits 22–25
of the SYSCTL register to enable FLAGS in groups of four (bit 22 for FLAGS3–0, bit 23
for FLAGS7–4 etc.) or, set (=1) bits 26–29 of the SYSCTL register to enable PWMs in
groups of four (bit 26 for PWM0–3, bit 27 for PWM4–7, and so on). When used as an
input, the IDP Channel 0 can use these pins for parallel input data.
RD
O
(pu)
Three-state, driven
high1
Parallel Port Read Enable. RD is asserted low whenever the processor reads 8-bit or
16-bit data from an external memory device. When AD15–0 are flags, this pin remains
deasserted. RD has a 22.5 k
Ω internal pullup resistor.
WR
O
(pu)
Three-state, driven
high1
Parallel Port Write Enable. WR is asserted low whenever the processor writes 8-bit or
16-bit data to an external memory device. When AD15–0 are flags, this pin remains
deasserted. WR has a 22.5 k
Ω internal pullup resistor.
ALE
O
(pd)
Three-state, driven
low1
Parallel Port Address Latch enable. ALE is asserted whenever the processor drives
a new address on the parallel port address pins. On reset, ALE is active high. However,
it can be reconfigured using software to be active low. When AD15–0 are flags, this
pin remains deasserted. ALE has a 20 k
Ω internal pulldown resistor.
FLAG3–0
I/O/A
Three-state
Flag Pins. Each flag pin is configured via control bits as either an input or output. As
an input, it can be tested as a condition. As an output, it can be used to signal external
peripherals. These pins can be used as an SPI interface slave select output during SPI
mastering. These pins are also multiplexed with the IRQx and the TIMEXP signals.
In SPI master boot mode, FLAG0 is the slave select pin that must be connected to an
SPI EPROM. FLAG0 is configured as a slave select during SPI master boot. When bit 16
is set (=1) in the SYSCTL register, FLAG0 is configured as IRQ0.
When bit 17 is set (=1) in the SYSCTL register, FLAG1 is configured as IRQ1.
When bit 18 is set (=1) in the SYSCTL register, FLAG2 is configured as IRQ2.
When bit 19 is set (=1) in the SYSCTL register, FLAG3 is configured as TIMEXP which
indicates that the system timer has expired.


类似零件编号 - ADSP-21363SBSQ-ENG

制造商部件名数据表功能描述
logo
Analog Devices
ADSP-21363 AD-ADSP-21363 Datasheet
2Mb / 52P
   SHARC Processor
REV. A
ADSP-21363BBC-1AA AD-ADSP-21363BBC-1AA Datasheet
2Mb / 52P
   SHARC Processor
REV. A
ADSP-21363BBC-1AA AD-ADSP-21363BBC-1AA Datasheet
1Mb / 56P
   SHARC Processors
Rev. G
ADSP-21363BBCZ-1AA AD-ADSP-21363BBCZ-1AA Datasheet
2Mb / 52P
   SHARC Processor
REV. A
ADSP-21363BBCZ-1AA AD-ADSP-21363BBCZ-1AA Datasheet
1Mb / 56P
   SHARC Processors
Rev. G
More results

类似说明 - ADSP-21363SBSQ-ENG

制造商部件名数据表功能描述
logo
Analog Devices
ADSP-21262 AD-ADSP-21262 Datasheet
1Mb / 44P
   SHARC Processor
REV. A
ADSP-21362 AD-ADSP-21362 Datasheet
2Mb / 52P
   SHARC Processor
REV. A
ADSP-21060CZ-160 AD-ADSP-21060CZ-160 Datasheet
949Kb / 64P
   SHARC Processor
Rev. F
ADSP-21489BSWZ-4B AD-ADSP-21489BSWZ-4B Datasheet
1Mb / 68P
   SHARC Processor
REV. B
ADSP-21477KCPZ-1A AD-ADSP-21477KCPZ-1A Datasheet
1Mb / 76P
   SHARC Processor
REV. C
ADSP-21060CZ-160 AD-ADSP-21060CZ-160 Datasheet
811Kb / 64P
   SHARC Processor
Rev. F
ADSP-21062LCSZ-160 AD-ADSP-21062LCSZ-160 Datasheet
811Kb / 64P
   SHARC Processor
Rev. F
ADSP-21060KS-160 AD-ADSP-21060KS-160 Datasheet
817Kb / 64P
   SHARC Processor
Rev. F
ADSP-21469BBCZ-3 AD-ADSP-21469BBCZ-3 Datasheet
2Mb / 72P
   SHARC Processor
REV. 0
ADSP-21364 AD-ADSP-21364 Datasheet
853Kb / 52P
   SHARC Processor
Rev. PrB
ADSP-21375 AD-ADSP-21375 Datasheet
1Mb / 42P
   SHARC Processor
Rev. PrB
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com