数据搜索系统,热门电子元器件搜索
  Chinese▼

Delete All
ON OFF
ALLDATASHEETCN.COM

X  

预览 PDF Download HTML

QL16X24B Datasheet(数据表) 2 Page - List of Unclassifed Manufacturers

部件型号  QL16X24B
说明  pASIC 1 Family Very-High-Speed CMOS FPGA
下载  10 Pages
Scroll/Zoom Zoom In 100% Zoom Out
制造商  ETC1 [List of Unclassifed Manufacturers]
网页  
标志 

QL16X24B Datasheet(HTML) 2 Page - List of Unclassifed Manufacturers

 
Zoom Inzoom in Zoom Outzoom out
 2 page
background image
QL16x24B
4-22
The QL16x24B is a member of the pASIC 1 Family of very-high-speed
CMOS user-programmable ASIC devices. The 384 logic cell field-
programmable gate array (FPGA) offers 4,000 usable ASIC gates
(equivalent to 7,000 PLD gates) of high-performance general-purpose
logic in 84-pin PLCC, 100-pin and 144-pin TQFP, 144-pin CPGA, and
160-pin CQFP.
Low-impedance,
metal-to-metal,
ViaLink
interconnect
technology
provides nonvolatile custom logic capable of operating above 150 MHz.
Logic cell delays under 2 ns, combined with input delays of under 1.5 ns
and output delays under 3 ns, permit high-density programmable devices
to be used with today’s fastest microprocessors and DSPs.
Designs can be entered using QuickLogic’s QuickWorks Toolkit or most
populart third-party CAE tools. QuickWorks combines Verilog/VHDL
design entry and simulation tools with device-specific place & route and
programming software. Ample on-chip routing channels allow fast, fully
automatic place and route of designs using up to 100% of the logic and
I/O cells, while maintaining fixed pin-outs.
Total of 122 I/O pins
– 114 Bidirectional Input/Output pins
– 6 Dedicated Input/High-Drive pins
– 2 Clock/Dedicated input pins with fanout-independent, low-skew
clock networks
Input + logic cell + output delays under 6 ns
Chip-to-chip operating frequencies up to 110 MHz
Internal state machine frequencies up to 150 MHz
Clock skew < 0.5 ns
Input hysteresis provides high noise immunity
Built-in scan path permits 100% factory testing of logic and I/O cells
and functional testing with Automatic Test Vector Generation
(ATVG) software after programming
Packages are 84-pin PLCC, 100-pin and 144-pin TQFP, 144-pin
CPGA, and 160-pin CQFP
84-pin PLCC compatible with QL12x16B
100-pin TQFP compatible with QL8x12B and QL12x16B
144-pin TQFP compatible with QL24x32B
0.65µ CMOS process with ViaLink programming technology
FEATURES
PRODUCT
SUMMARY




HTML 页

1  2  3  4  5  6  7  8  9  10 


数据表 下载




链接网址


Privacy Policy
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ]  

关于 Alldatasheet    |   广告服务   |   联系我们   |   隐私政策   |   书签   |   链接交换   |   制造商名单
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  , Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp  |   Russian : Alldatasheetru.com
Korean : Alldatasheet.co.kr   |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com  |   Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl