数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ISL1218IBZ-T 数据表(PDF) 11 Page - Intersil Corporation

部件名 ISL1218IBZ-T
功能描述  Low Power RTC with Battery Backed SRAM
Download  21 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  INTERSIL [Intersil Corporation]
网页  http://www.intersil.com/cda/home
标志 INTERSIL - Intersil Corporation

ISL1218IBZ-T 数据表(HTML) 11 Page - Intersil Corporation

Back Button ISL1218IBZ-T Datasheet HTML 7Page - Intersil Corporation ISL1218IBZ-T Datasheet HTML 8Page - Intersil Corporation ISL1218IBZ-T Datasheet HTML 9Page - Intersil Corporation ISL1218IBZ-T Datasheet HTML 10Page - Intersil Corporation ISL1218IBZ-T Datasheet HTML 11Page - Intersil Corporation ISL1218IBZ-T Datasheet HTML 12Page - Intersil Corporation ISL1218IBZ-T Datasheet HTML 13Page - Intersil Corporation ISL1218IBZ-T Datasheet HTML 14Page - Intersil Corporation ISL1218IBZ-T Datasheet HTML 15Page - Intersil Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 21 page
background image
11
FN6313.0
June 22, 2006
Real Time Clock Registers
Addresses [00h to 06h]
RTC REGISTERS (SC, MN, HR, DT, MO, YR, DW)
These registers depict BCD representations of the time. As
such, SC (Seconds) and MN (Minutes) range from 0 to 59,
HR (Hour) can either be a 12-hour or 24-hour mode, DT
(Date) is 1 to 31, MO (Month) is 1 to 12, YR (Year) is 0 to 99,
and DW (Day of the Week) is 0 to 6.
The DW register provides a Day of the Week status and uses
three bits DW2 to DW0 to represent the seven days of the
week. The counter advances in the cycle 0-1-2-3-4-5-6-0-1-
2-… The assignment of a numerical value to a specific day
of the week is arbitrary and may be decided by the system
software designer. The default value is defined as “0”.
24 HOUR TIME
If the MIL bit of the HR register is “1”, the RTC uses a 24-
hour format. If the MIL bit is “0”, the RTC uses a 12-hour
format and HR21 bit functions as an AM/PM indicator with a
“1” representing PM. The clock defaults to 12-hour format
time with HR21 = “0”.
LEAP YEARS
Leap years add the day February 29 and are defined as those
years that are divisible by 4. Years divisible by 100 are not leap
years, unless they are also divisible by 400. This means that
the year 2000 is a leap year, the year 2100 is not. The ISL1218
does not correct for the leap year in the year 2100.
Control and Status Registers
Addresses [07h to 0Bh]
The Control and Status Registers consist of the Status
Register, Interrupt and Alarm Register, Analog Trimming and
Digital Trimming Registers.
Status Register (SR)
The Status Register is located in the memory map at
address 07h. This is a volatile register that provides either
control or status of RTC failure, battery mode, alarm trigger,
write protection of clock counter, crystal oscillator enable and
auto reset of status bits.
REAL TIME CLOCK FAIL BIT (RTCF)
This bit is set to a “1” after a total power failure. This is a read
only bit that is set by hardware (ISL1218 internally) when the
device powers up after having lost all power to the device.
The bit is set regardless of whether VDD or VBAT is applied
first. The loss of only one of the supplies does not set the
RTCF bit to “1”. The first valid write to the RTC section after
a complete power failure resets the RTCF bit to “0” (writing
one byte is sufficient).
BATTERY BIT (BAT)
This bit is set to a “1” when the device enters battery backup
mode. This bit can be reset either manually by the user or
automatically reset by enabling the auto-reset bit (see ARST
bit). A write to this bit in the SR can only set it to “0”, not “1”.
ALARM BIT (ALM)
These bits announce if the alarm matches the real time
clock. If there is a match, the respective bit is set to “1”. This
bit can be manually reset to “0” by the user or automatically
reset by enabling the auto-reset bit (see ARST bit). A write to
this bit in the SR can only set it to “0”, not “1”.
NOTE: An alarm bit that is set by an alarm occurring during an SR
read operation will remain set after the read operation is complete.
WRITE RTC ENABLE BIT (WRTC)
The WRTC bit enables or disables write capability into the
RTC Timing Registers. The factory default setting of this bit
is “0”. Upon initialization or power up, the WRTC must be set
to “1” to enable the RTC. Upon the completion of a valid
write (STOP), the RTC starts counting. The RTC internal
1Hz signal is synchronized to the STOP condition during a
valid write cycle.
CRYSTAL OSCILLATOR ENABLE BIT (XTOSCB)
This bit enables/disables the internal crystal oscillator. When
the XTOSCB is set to “1”, the oscillator is disabled, and the
X1 pin allows for an external 32kHz signal to drive the RTC.
The XTOSCB bit is set to “0” on powerup.
AUTO RESET ENABLE BIT (ARST)
This bit enables/disables the automatic reset of the BAT and
ALM status bits only. When ARST bit is set to “1”, these
status bits are reset to “0” after a valid read of the respective
status register (with a valid STOP condition). When the
ARST is cleared to “0”, the user must manually reset the
BAT and ALM bits.
Interrupt Control Register (INT)
The interrupt control register contains Frequency Output,
Alarm, and Battery switchover control bits.
TABLE 2. STATUS REGISTER (SR)
ADDR
7
6
5
4
3
2
1
0
07h
ARST XTOSCB reserved WRTC reserved ALM BAT RTCF
Default
0
0
000
0
0
0
TABLE 3. INTERRUPT CONTROL REGISTER (INT)
ADDR
7
6
5
4
3210
08h
IM
ALME
LPMODE FOBATB FO3 FO2 FO1 FO0
Default
0
0
0
0
0000
ISL1218


类似零件编号 - ISL1218IBZ-T

制造商部件名数据表功能描述
logo
Renesas Technology Corp
ISL1218IBZ-T RENESAS-ISL1218IBZ-T Datasheet
883Kb / 21P
   Low Power RTC with Battery Backed SRAM
More results

类似说明 - ISL1218IBZ-T

制造商部件名数据表功能描述
logo
Intersil Corporation
ISL1208 INTERSIL-ISL1208_06 Datasheet
348Kb / 21P
   Low Power RTC with Battery Backed SRAM
ISL1208IRT8Z INTERSIL-ISL1208IRT8Z Datasheet
406Kb / 24P
   Low Power RTC with Battery Backed SRAM
logo
Renesas Technology Corp
ISL1218 RENESAS-ISL1218 Datasheet
883Kb / 21P
   Low Power RTC with Battery Backed SRAM
logo
Intersil Corporation
ISL12022MR5421 INTERSIL-ISL12022MR5421 Datasheet
401Kb / 29P
   Low Power RTC with Battery Backed SRAM, Integrated 5ppm
ISL1221 INTERSIL-ISL1221 Datasheet
649Kb / 24P
   Low Power RTC with Battery Backed
ISL1209 INTERSIL-ISL1209 Datasheet
416Kb / 24P
   Low Power RTC with Battery Backed SRAM and Event Detection
ISL1219 INTERSIL-ISL1219 Datasheet
643Kb / 24P
   Low Power RTC with Battery Backed SRAM and Event Detection
ISL1209 INTERSIL-ISL1209_06 Datasheet
358Kb / 24P
   Low Power RTC with Battery Backed SRAM and Event Detection
logo
Renesas Technology Corp
ISL1219 RENESAS-ISL1219 Datasheet
994Kb / 24P
   Low Power RTC with Battery Backed SRAM and Event Detection
ISL1209 RENESAS-ISL1209 Datasheet
998Kb / 25P
   Low Power RTC with Battery Backed SRAM and Event Detection
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com