White Microelectronics • Phoenix, AZ • (602) 437-1520
7
3
WF128K16, WF256K16-XCX5
PRINCIPLES OF OPERATION
WRITE
Device erasure and programming are accomplished via the
command register. The contents of the register serve as input
to the internal state machine. The state machine outputs
dictate the function of the device.
The command register itself does not occupy an addressable
memory location. The register is a latch used to store the
commands, along with address and data information needed to
execute the command. The command register is written by
bringing Write-Enable to a logic-low level (VIL), while Chip-Select
is low and OE is at VIH. Addresses are latched on the falling edge
of the Write-Enable while data is latched on the rising edge of the
WE pulse. Standard microprocessor write timings are used. Refer
to AC Program characteristics, Figures 4 and 7.
TABLE 1 - BUS OPERATIONS
Operation
CS
OE
WE
A0
A1
A9
I/O
Read
L
L
H
A0
A1
A9
DOUT
Standby
H
X
X
X
X
X
HIGH Z
Output Disable
L
H
H
X
X
X
HIGH Z
Write
L
H
L
A0
A1
A9
DIN
Enable Sector Protect
L
VID
L
XXVID
X
Verify Sector Protect
L
L
H
L
H
VID
Code
The following principles of operation of the WF128K16-XCX5
and WF256K16-XCX5 are applicable to each 128K x 8 memory
chip inside the MCM. Programming of the device is accom-
plished by executing the program command sequence. The
program algorithm, which is an internal algorithm, automati-
cally times the program pulse widths and verifies proper cell
margin. Sectors can be programmed and verified in less than 0.3
seconds. Erase is accomplished by executing the erase
command sequence. The erase algorithm, which is internal,
automatically preprograms the array if it is not already
programmed before executing the erase operation. During
erase, the device automatically times the erase pulse widths
and verifies proper cell margin. The entire memory is typically
erased and verified in three seconds (including pre-program-
ming).
BUS OPERATIONS
READ
The device has two control functions, both of which must be
logically active, to obtain data at the outputs. Chip-Select (CS)
is the power control and should be used for device selection.
Output-Enable (OE) is the output control and should be used to
gate data to the output pins. Figure 3 illustrates read timing
waveforms.
OUTPUT DISABLE
With Output-Enable at a logic-high level (VIH), output from the
device is disabled. Output pins are placed in a high
impedance state.
STANDBY MODE
The device has two standby modes, a CMOS standby mode (CS
input held at VCC + 0.5V), and a TTL standby mode (CS is held
VIH). In the standby mode the outputs are in a high impedance
state, independent of the OE input.
If the device is deselected during erasure or programming, the
device will draw active current until the operation is completed.
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
