数据搜索系统,热门电子元器件搜索 |
|
ADT7481 数据表(PDF) 4 Page - Analog Devices |
|
ADT7481 数据表(HTML) 4 Page - Analog Devices |
4 / 24 page ADT7481 Rev. 0 | Page 4 of 24 TIMING SPECIFICATIONS Table 2. SMBus Timing Specifications1 Parameter Limit at TMIN, TMAX Unit Description fSCLK 400 kHz max tLOW 4.7 μs min Clock low period, between 10% points tHIGH 4 μs min Clock high period, between 90% points tR 1 μs max Clock/data rise time tF 300 ns max Clock/data fall time tSU; STA 4.7 μs min Start condition setup time tHD; STA2 4 μs min Start condition hold time tSU; DAT T 3 250 ns min Data setup time tSU; STO4 4 μs min Stop condition setup time tBUF 4.7 μs min Bus free time between stop and start conditions 1 Guaranteed by design, not production tested. 2 Time from 10% of SDATA to 90% of SCLK. 3 Time for 10% or 90% of SDATA to 10% of SCLK. 4 Time for 90% of SCLK to 10% of SDATA. SCLK SDATA tR tF tLOW tHD;DAT tHD;STA tHIGH tSU;DAT STOP START STOP START tSU;STA tSU;STO tHD;STA tBUF Figure 2. Serial Bus Timing |
类似零件编号 - ADT7481 |
|
类似说明 - ADT7481 |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |