数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

74LVC273PW 数据表(PDF) 2 Page - NXP Semiconductors

部件名 74LVC273PW
功能描述  Octal D-type flip-flop with reset; positive-edge trigger
Download  10 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  PHILIPS [NXP Semiconductors]
网页  http://www.nxp.com
标志 PHILIPS - NXP Semiconductors

74LVC273PW 数据表(HTML) 2 Page - NXP Semiconductors

  74LVC273PW Datasheet HTML 1Page - NXP Semiconductors 74LVC273PW Datasheet HTML 2Page - NXP Semiconductors 74LVC273PW Datasheet HTML 3Page - NXP Semiconductors 74LVC273PW Datasheet HTML 4Page - NXP Semiconductors 74LVC273PW Datasheet HTML 5Page - NXP Semiconductors 74LVC273PW Datasheet HTML 6Page - NXP Semiconductors 74LVC273PW Datasheet HTML 7Page - NXP Semiconductors 74LVC273PW Datasheet HTML 8Page - NXP Semiconductors 74LVC273PW Datasheet HTML 9Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 10 page
background image
Philips Semiconductors
Product specification
74LVC273
Octal D-type flip-flop with reset; positive-edge trigger
2
1998 May 20
853-2064 19419
FEATURES
Wide supply voltage range of 1.2V to 3.6V
Conforms to JEDEC standard 8-1A
Inputs accept voltages up to 5.5V
CMOS low power consumption
Direct interface with TTL levels
Output drive capability 50Ω transmission lines @ 85°C
DESCRIPTION
The 74LVC273 is a low-voltage Si-gate CMOS device, superior to
most advanced CMOS compatible TTL families.
The 74LVC273 has eight edge-triggered , D-type flip-flops with
individual D inputs and Q outputs. The common clock (CP) and
master reset (MR) inputs load and reset (clear) all flip-flops
simultaneously. The state of each D input, one set-up time before
the LOW-to-HIGH clock transition, is transferred to the
corresponding output (Qn) of the flip-flop.
All outputs will be forced LOW independently of clock or data inputs
by a LOW voltage level on the MR input.
The device is useful for applications where the true output only is
required and the clock and master reset are common to all storage
elements.
QUICK REFERENCE DATA
GND = 0V; Tamb = 25°C; tr =tf v2.5 ns
SYMBOL
PARAMETER
CONDITIONS
TYPICAL
UNIT
tPHL/tPLH
Propagation delay
CP to Qn;
MR to Qn
CL = 50pF
VCC = 3.3V
6.0
6.0
ns
f
Maximum clock frequency
230
MHz
fmax
Maximum clock frequency
230
MHz
CI
Input capacitance
5.0
pF
CPD
Power dissipation
capacitance per flip-flop
VI = GND to VCC1
22
pF
NOTE:
1CPD is used to determine the dynamic power dissipation (PD in µW)
PD = CPD
VCC2 x fi )S (CL
VCC2
fo) where:
fi = input frequency in MHz; CL = output load capacity in pF;
fo = output frequency in MHz; VCC = supply voltage in V;
S (CL
VCC2
fo) = sum of the outputs.
ORDERING INFORMATION
PACKAGES
TEMPERATURE RANGE
OUTSIDE NORTH AMERICA
NORTH AMERICA
DWG NUMBER
20-Pin Plastic SO
–40
°C to +85°C
74LVC273 D
74LVC273 D
SOT163-1
20-Pin Plastic SSOP Type II
–40
°C to +85°C
74LVC273 DB
74LVC273 DB
SOT339-1
20-Pin Plastic TSSOP Type I
–40
°C to +85°C
74LVC273 PW
74LVC273PW DH
SOT360-1
PIN CONFIGURATION
14
13
12
11
10
9
8
7
6
5
4
3
2
1
GND
VCC
15
16
17
18
19
20
MR
Q0
D0
D1
Q1
Q2
D2
D3
Q3
Q7
D7
D6
Q6
Q5
D5
D4
Q4
CP
SY00051
PIN DESCRIPTION
PIN
NUMBER
SYMBOL
FUNCTION
1
MR
Master reset input (active LOW)
2, 5, 6,
9, 12, 15,
16, 19
Q0 – Q7
Flip-flop outputs
3, 4, 7,
8, 13, 14,
17, 18
D0 – D7
Data inputs
10
GND
Ground (0V)
11
CP
Clock input (LOW-to-HIGH,
edge-triggered)
20
VCC
Positive power supply


类似零件编号 - 74LVC273PW

制造商部件名数据表功能描述
logo
Nexperia B.V. All right...
74LVC273PW NEXPERIA-74LVC273PW Datasheet
259Kb / 14P
   Octal D-type flip-flop with reset; positive-edge trigger
Rev. 8 - 31 August 2021
74LVC273PW-Q100 NEXPERIA-74LVC273PW-Q100 Datasheet
715Kb / 16P
   Octal D-type flip-flop with reset; positive-edge trigger
More results

类似说明 - 74LVC273PW

制造商部件名数据表功能描述
logo
NXP Semiconductors
74HC273-Q100 NXP-74HC273-Q100 Datasheet
147Kb / 19P
   Octal D-type flip-flop with reset; positive-edge trigger
Rev. 1-19 June 2013
logo
Nexperia B.V. All right...
74LVC273-Q100 NEXPERIA-74LVC273-Q100 Datasheet
715Kb / 16P
   Octal D-type flip-flop with reset; positive-edge trigger
logo
NXP Semiconductors
74AHC273 PHILIPS-74AHC273 Datasheet
92Kb / 20P
   Octal D-type flip-flop with reset; positive-edge trigger
1999 Sep 01
74AHC273 NXP-74AHC273_08 Datasheet
111Kb / 18P
   Octal D-type flip-flop with reset; positive-edge trigger
Rev. 03-13 May 2008
74LV273 PHILIPS-74LV273 Datasheet
117Kb / 12P
   Octal D-type flip-flop with reset; positive-edge trigger
1998 May 29
logo
Nexperia B.V. All right...
74LVC273 NEXPERIA-74LVC273 Datasheet
259Kb / 14P
   Octal D-type flip-flop with reset; positive-edge trigger
Rev. 8 - 31 August 2021
74HCT273 NEXPERIA-74HCT273 Datasheet
279Kb / 17P
   Octal D-type flip-flop with reset; positive-edge trigger
Rev. 7 - 6 September 2021
logo
NXP Semiconductors
74HC273D-653 NXP-74HC273D-653 Datasheet
153Kb / 21P
   Octal D-type flip-flop with reset; positive-edge trigger
Rev. 4-10 June 2013
logo
Nexperia B.V. All right...
74AHC273-Q100 NEXPERIA-74AHC273-Q100 Datasheet
814Kb / 19P
   Octal D-type flip-flop with reset; positive-edge trigger
74HC273-Q100 NEXPERIA-74HC273-Q100 Datasheet
277Kb / 18P
   Octal D-type flip-flop with reset; positive-edge trigger
Rev. 2 - 3 September 2020
More results


Html Pages

1 2 3 4 5 6 7 8 9 10


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com