数据搜索系统,热门电子元器件搜索 |
|
DAC102S085CIMM 数据表(PDF) 3 Page - National Semiconductor (TI) |
|
|
DAC102S085CIMM 数据表(HTML) 3 Page - National Semiconductor (TI) |
3 / 18 page Pin Descriptions MSOP Pin No. Symbol Type Description 1V A Supply Power supply input. Must be decoupled to GND. 2V OUTA Analog Output Channel A Analog Output Voltage. 3V OUTB Analog Output Channel B Analog Output Voltage. 4 NC Not Connected 5 NC Not Connected 6 GND Ground Ground reference for all on-chip circuitry. 7V REFIN Analog Input Unbuffered reference voltage shared by all channels. Must be decoupled to GND. 8D IN Digital Input Serial Data Input. Data is clocked into the 16-bit shift register on the falling edges of SCLK after the fall of SYNC. 9 SYNC Digital Input Frame synchronization input for the data input. When this pin goes low, it enables the input shift register and data is transferred on the falling edges of SCLK. The DAC is updated on the 16th clock cycle unless SYNC is brought high before the 16th clock, in which case the rising edge of SYNC acts as an interrupt and the write sequence is ignored by the DAC. 10 SCLK Digital Input Serial Clock Input. Data is clocked into the input shift register on the falling edges of this pin. www.national.com 3 |
类似零件编号 - DAC102S085CIMM |
|
类似说明 - DAC102S085CIMM |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |