数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

74HCT75D 数据表(PDF) 2 Page - NXP Semiconductors

部件名 74HCT75D
功能描述  Quad bistable transparent latch
Download  7 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  PHILIPS [NXP Semiconductors]
网页  http://www.nxp.com
标志 PHILIPS - NXP Semiconductors

74HCT75D 数据表(HTML) 2 Page - NXP Semiconductors

  74HCT75D Datasheet HTML 1Page - NXP Semiconductors 74HCT75D Datasheet HTML 2Page - NXP Semiconductors 74HCT75D Datasheet HTML 3Page - NXP Semiconductors 74HCT75D Datasheet HTML 4Page - NXP Semiconductors 74HCT75D Datasheet HTML 5Page - NXP Semiconductors 74HCT75D Datasheet HTML 6Page - NXP Semiconductors 74HCT75D Datasheet HTML 7Page - NXP Semiconductors  
Zoom Inzoom in Zoom Outzoom out
 2 / 7 page
background image
December 1990
2
Philips Semiconductors
Product specification
Quad bistable transparent latch
74HC/HCT75
FEATURES
• Complementary Q and Q outputs
• VCC and GND on the centre pins
• Output capability: standard
• ICC category: MSI
GENERAL DESCRIPTION
The 74HC/HCT75 are high-speed Si-gate CMOS devices
and are pin compatible with low power Schottky TTL
(LSTTL). They are specified in compliance with JEDEC
standard no. 7A.
The 74HC/HCT75 have four bistable latches. The two
latches are simultaneously controlled by one of two active
HIGH enable inputs (LE1-2 and LE3-4). When LEn-n is
HIGH, the data enters the latches and appears at the nQ
outputs. The nQ outputs follow the data inputs (nD) as long
as LEn-n is HIGH (transparent). The data on the nD inputs
one set-up time prior to the HIGH-to-LOW transition of the
LEn-n will be stored in the latches. The latched outputs
remain stable as long as the LEn-n is LOW.
QUICK REFERENCE DATA
GND = 0 V; Tamb =25 °C; tr =tf =6ns
Notes
1. CPD is used to determine the dynamic power dissipation (PD in µW):
PD =CPD × VCC2 × fi +∑ (CL × VCC2 × fo) where:
fi = input frequency in MHz
fo = output frequency in MHz
∑ (CL × VCC2 × fo) = sum of outputs
CL = output load capacitance in pF
VCC = supply voltage in V
2. For HC the condition is VI = GND to VCC
For HCT the condition is VI = GND to VCC −1.5 V
ORDERING INFORMATION
See
“74HC/HCT/HCU/HCMOS Logic Package Information”.
SYMBOL
PARAMETER
CONDITIONS
TYPICAL
UNIT
HC
HCT
tPHL/ tPLH
propagation delay
CL = 15 pF; VCC =5V
nD to nQ, nQ11
12
ns
LEn-n to nQ, nQ11
11
ns
CI
input capacitance
3.5
3.5
pF
CPD
power dissipation capacitance per latch
notes 1 and 2
42
42
pF


类似零件编号 - 74HCT75D

制造商部件名数据表功能描述
logo
NXP Semiconductors
74HCT7540 PHILIPS-74HCT7540 Datasheet
55Kb / 7P
   Octal Schmitt trigger buffer/line driver; 3-state; inverting
December 1990
74HCT7540 NXP-74HCT7540 Datasheet
157Kb / 16P
   Octal Schmitt trigger buffer/line driver; 3-state; inverting Rev. 4 ??31 December 2012
Rev. 4-31 December 2012
logo
Nexperia B.V. All right...
74HCT7540 NEXPERIA-74HCT7540 Datasheet
270Kb / 15P
   Octal Schmitt trigger buffer/line driver; 3-state; inverting
Rev. 6 - 4 August 2021
logo
NXP Semiconductors
74HCT7540D NXP-74HCT7540D Datasheet
157Kb / 16P
   Octal Schmitt trigger buffer/line driver; 3-state; inverting Rev. 4 ??31 December 2012
Rev. 4-31 December 2012
logo
Nexperia B.V. All right...
74HCT7540D NEXPERIA-74HCT7540D Datasheet
270Kb / 15P
   Octal Schmitt trigger buffer/line driver; 3-state; inverting
Rev. 6 - 4 August 2021
More results

类似说明 - 74HCT75D

制造商部件名数据表功能描述
logo
NXP Semiconductors
74HC75N NXP-74HC75N Datasheet
87Kb / 20P
   Quad bistable transparant latch
Rev. 03-12 November 2004
74HC75 PHILIPS-74HC75_15 Datasheet
113Kb / 20P
   Quad bistable transparant latch
Rev. 03-12 November 2004
logo
Nexperia B.V. All right...
74HC75 NEXPERIA-74HC75 Datasheet
257Kb / 16P
   Quad bistable transparant latch
Rev. 5 - 17 March 2021
logo
Texas Instruments
CD54HC75 TI-CD54HC75_08 Datasheet
508Kb / 17P
[Old version datasheet]   Dual 2-Bit Bistable Transparent Latch
CD74HC75 TI-CD74HC75 Datasheet
56Kb / 8P
[Old version datasheet]   Dual 2-Bit Bistable Transparent Latch
CD54HC75 TI-CD54HC75 Datasheet
348Kb / 15P
[Old version datasheet]   Dual 2-Bit Bistable Transparent Latch
CD54HC75 TI-CD54HC75_07 Datasheet
430Kb / 19P
[Old version datasheet]   Dual 2-Bit Bistable Transparent Latch
logo
ON Semiconductor
MC14042B ONSEMI-MC14042B Datasheet
174Kb / 8P
   Quad Transparent Latch
March, 2000 ??Rev. 3
MC14042B ONSEMI-MC14042B_05 Datasheet
100Kb / 8P
   Quad Transparent Latch
August, 2005 ??Rev. 6
MC14042B ONSEMI-MC14042B_14 Datasheet
101Kb / 6P
   Quad Transparent Latch
August, 2014 ??Rev. 9
More results


Html Pages

1 2 3 4 5 6 7


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com