数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

74HC40105N 数据表(PDF) 4 Page - NXP Semiconductors

部件名 74HC40105N
功能描述  4-bit x 16-word FIFO register
Download  25 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  PHILIPS [NXP Semiconductors]
网页  http://www.nxp.com
标志 PHILIPS - NXP Semiconductors

74HC40105N 数据表(HTML) 4 Page - NXP Semiconductors

  74HC40105N Datasheet HTML 1Page - NXP Semiconductors 74HC40105N Datasheet HTML 2Page - NXP Semiconductors 74HC40105N Datasheet HTML 3Page - NXP Semiconductors 74HC40105N Datasheet HTML 4Page - NXP Semiconductors 74HC40105N Datasheet HTML 5Page - NXP Semiconductors 74HC40105N Datasheet HTML 6Page - NXP Semiconductors 74HC40105N Datasheet HTML 7Page - NXP Semiconductors 74HC40105N Datasheet HTML 8Page - NXP Semiconductors 74HC40105N Datasheet HTML 9Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 25 page
background image
1998 Jan 23
4
Philips Semiconductors
Product specification
4-bit x 16-word FIFO register
74HC/HCT40105
INPUT AND OUTPUTS
Data inputs (D0 to D3)
As there is no weighting of the inputs,
any input can be assigned as the
MSB. The size of the FIFO memory
can be reduced from the 4
× 16
configuration, i.e. 3
× 16, down to
1
× 16, by tying unused data input
pins to VCC or GND.
Data outputs (Q0 to Q3)
As there is no weighting of the
outputs, any output can be assigned
as the MSB. The size of the FIFO
memory can be reduced from the
4
× 16 configuration as described for
data inputs. In a reduced format, the
unused data outputs pins must be left
open circuit.
Master-reset (MR)
When MR is HIGH, the control
functions within the FIFO are cleared,
and date content is declared invalid.
The data-in ready (DIR) flag is set
HIGH and the data-out-ready (DOR)
flag is set LOW. The output stage
remains in the state of the last word
that was shifted out, or in the random
state existing at power-up.
Status flag outputs (DIR, DOR)
Indication of the status of the FIFO is
given by two status flags,
data-in-ready (DIR) and
data-out-ready (DOR):
DIR = HIGH indicates the input stage
is empty and ready to accept valid
data;
DIR = LOW indicates that the FIFO is
full or that a previous shift-in
operation is not complete (busy);
DOR = HIGH assures valid data is
present at the outputs Q0 to Q3 (does
not indicate that new data is awaiting
transfer into the output stage);
DOR = LOW indicates the output
stage is busy or there is no valid data.
Shift-in control (SI)
Data is loaded into the input stage on
a LOW-to-HIGH transition of SI.
It also triggers an automatic data
transfer process (ripple through). If SI
is held HIGH during reset, data will be
loaded at the falling edge of the MR
signal.
Shift-out control (SO)
A HIGH-to-LOW transition of
SO causes the DOR flags to go LOW.
A HIGH-to-LOW transition of
SO causes upstream data to move
into the output stage, and empty
locations to move towards the input
stage (bubble-up).
Output enable (OE)
The outputs Q0 to Q3 are enabled
when OE = LOW. When OE = HIGH
the outputs are in the high impedance
OFF-state.
FUNCTIONAL DESCRIPTION
Data input
Following power-up, the master-reset
(MR) input is pulsed HIGH to clear the
FIFO memory (see Fig.8). The
data-in-ready flag (DIR = HIGH)
indicates that the FIFO input stage is
empty and ready to receive data.
When DIR is valid (HIGH), data
present at D0 to D3 can be shifted-in
using the SI control input.
With SI = HIGH, data is shifted into
the input stage and a busy indication
is given by DIR going LOW.
The data remains at the first location
in the FIFO until DIR is set to HIGH
and data moves through the FIFO to
the output stage, or to the last empty
location. If the FIFO is not full after the
SI pulse, DIR again becomes valid
(HIGH) to indicate that space is
available in the FIFO. The DIR flag
remains LOW if the FIFO is full (see
Fig.6). The SI use must be made
LOW in order to complete the shift-in
process.
With the FIFO full, SI can be held
HIGH until a shift-out (SO) pulse
occurs. Then, following a shift-out of
data, an empty location appears at
the FIFO input and DIR goes HIGH to
allow the next data to be shifted-in.
This remains at the first FIFO location
until SI goes LOW (see Fig.7).
Data transfer
After data has been transferred from
the input stage of the FIFO following
SI = LOW, data moves through the
FIFO asynchronously and is stacked
at the output end of the register.
Empty locations appear at the input
end of the FIFO as data moves
through the device.
Data output
The data-out-ready flag
(DOR = HIGH) indicates that there is
valid data at the output (Q0 to Q3).
The initial master-reset at power-on
(MR = HIGH) sets DOR to LOW (see
Fig.8). After MR = LOW, data shifted
into the FIFO moves through to the
output stage causing DOR to go
HIGH.
As the DOR flag goes HIGH, data can
be shifted-out using the SO = HIGH,
data in the output stage is shifted out
and a busy indication is given by DOR
going LOW. When SO is made LOW,
data moves through the FIFO to fill
the output stage and an empty
location appears at the input stage.
When the output stage is filled DOR
goes HIGH, but if the last of the valid
data has been shifted-out leaving the
FIFO empty the DOR flag remains
LOW (see Fig.9). With the FIFO
empty, the last word that was
shifted-out is latched at the output
Q0 to Q3.
With the FIFO empty, the SO input
can be held HIGH until the SI control
input is used. Following an SI pulse,


类似零件编号 - 74HC40105N

制造商部件名数据表功能描述
logo
NXP Semiconductors
74HC40102 PHILIPS-74HC40102 Datasheet
85Kb / 11P
   8-bit synchronous BCD down counter
December 1990
74HC40103 PHILIPS-74HC40103 Datasheet
136Kb / 17P
   8-bit synchronous binary down counter
1998 Jul 08
74HC40103 PHILIPS-74HC40103 Datasheet
144Kb / 25P
   8-bit synchronous binary down counter
Rev. 03-12 November 2004
logo
Nexperia B.V. All right...
74HC40103 NEXPERIA-74HC40103 Datasheet
836Kb / 23P
   8-bit synchronous binary down counter
Rev. 5 - 21 April 2016
logo
NXP Semiconductors
74HC40103D PHILIPS-74HC40103D Datasheet
136Kb / 17P
   8-bit synchronous binary down counter
1998 Jul 08
More results

类似说明 - 74HC40105N

制造商部件名数据表功能描述
logo
Toshiba Semiconductor
TC74HC40105AP TOSHIBA-TC74HC40105AP Datasheet
467Kb / 11P
   4 Bit 횞 16 Word FIFO Register
logo
Texas Instruments
CD54HC40105 TI-CD54HC40105_07 Datasheet
461Kb / 21P
[Old version datasheet]   High-Speed CMOS Logic 4-Bit x 16-Word FIFO Register
CD54HC40105 TI-CD54HC40105_08 Datasheet
602Kb / 22P
[Old version datasheet]   High-Speed CMOS Logic 4-Bit x 16-Word FIFO Register
CD54HC40105 TI-CD54HC40105 Datasheet
318Kb / 19P
[Old version datasheet]   High-Speed CMOS Logic 4-Bit x 16-Word FIFO Register
CD74HC40105 TI-CD74HC40105 Datasheet
82Kb / 14P
[Old version datasheet]   High Speed CMOS Logic 4-Bit x 16-Word FIFO Register
logo
NXP Semiconductors
74HC7403 PHILIPS-74HC7403 Datasheet
163Kb / 28P
   4-Bit x 64-word FIFO register; 3-state
September 1993
74HC7403-Q100 NXP-74HC7403-Q100 Datasheet
299Kb / 32P
   4-bit x 64-word FIFO register; 3-state
Rev. 1-21 September 2012
74HC7404 PHILIPS-74HC7404 Datasheet
131Kb / 28P
   5-Bit x 64-word FIFO register; 3-state
September 1993
logo
OKI electronic componet...
MS81V10160 OKI-MS81V10160 Datasheet
266Kb / 18P
   (664,320-word x 16-bit) FIFO memory
logo
NXP Semiconductors
74HC7030 PHILIPS-74HC7030 Datasheet
172Kb / 22P
   9-bit x 64-word FIFO register; 3-state
December 1990
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com