数据搜索系统,热门电子元器件搜索
Selected language     Chinese  ▼
部分名称
         详细搜索


74HCT377D Datasheet(数据表) 2 Page - NXP Semiconductors

部件型号  74HCT377D
说明  Octal D-type flip-flop with data enable; positive-edge trigger
下载  7 Pages
Scroll/Zoom Zoom In 100% Zoom Out
制造商  PHILIPS [NXP Semiconductors]
网页  http://www.nxp.com
标志 

   
 2 page
background image
December 1990
2
Philips Semiconductors
Product specification
Octal D-type flip-flop with data enable;
positive-edge trigger
74HC/HCT377
FEATURES
• Ideal for addressable register applications
• Data enable for address and data synchronization
applications
• Eight positive-edge triggered D-type flip-flops
• See “273” for master reset version
• See “373” for transparent latch version
• See “374” for 3-state version
• Output capability: standard
• ICC category: MSI
GENERAL DESCRIPTION
The 74HC/HCT377 are high-speed Si-gate CMOS devices
and are pin compatible with low power Schottky TTL
(LSTTL). They are specified in compliance with JEDEC
standard no. 7A.
The 74HC/HCT377 have eight edge-triggered, D-type
flip-flops with individual D inputs and Q outputs. A common
clock (CP) input loads all flip-flops simultaneously when
the data enable (E) is LOW. The state of each D input, one
set-up time before the LOW-to-HIGH clock transition, is
transferred to the corresponding output (Qn) of the flip-flop.
The E input must be stable only one set-up time prior to the
LOW-to-HIGH transition for predictable operation.
QUICK REFERENCE DATA
GND = 0 V; Tamb =25 °C; tr =tf = 6 ns
Notes
1. CPD is used to determine the dynamic power dissipation (PD in µW):
PD =CPD × VCC2 × fi +∑ (CL × VCC2 × fo) where:
fi = input frequency in MHz
fo = output frequency in MHz
∑ (CL × VCC2 × fo) = sum of outputs
CL = output load capacitance in pF
VCC = supply voltage in V
2. For HC the condition is VI = GND to VCC
For HCT the condition is VI = GND to VCC − 1.5 V
ORDERING INFORMATION
See
“74HC/HCT/HCU/HCMOS Logic Package Information”.
SYMBOL
PARAMETER
CONDITIONS
TYPICAL
UNIT
HC
HCT
tPHL/ tPLH
propagation delay CP to Qn
CL = 15 pF; VCC = 5 V
13
14
ns
fmax
maximum clock frequency
77
53
MHz
CI
input capacitance
3.5
3.5
pF
CPD
power dissipation capacitance per flip-flop
notes 1 and 2
20
20
pF




HTML 页

1  2  3  4  5  6  7 


数据表 下载



相关电子零件

部件型号部件说明Html View制造商
74AHC377Octal D-type flip-flop with data enable; positive-edge trigger 1 2 3 4 5 MoreNXP Semiconductors
74LVC377Octal D-type flip-flop with data enable; positive-edge trigger 1 2 3 4 5 MoreNXP Semiconductors
74LV377Octal D-type flip-flop with data enable; positive edge-trigger 1 2 3 4 5 MoreNXP Semiconductors
74HC377OCTAL D-TYPE FLIP-FLOP WITH DATA ENABLE POSITIVE EDGE TRIGGER 1 2 3 4 5 List of Unclassifed Manufacturers
74AHC273Octal D-type flip-flop with reset; positive-edge trigger 1 2 3 4 5 MoreNXP Semiconductors
74HC273Octal D-type flip-flop with reset; positive-edge trigger 1 2 3 4 5 MoreNXP Semiconductors
74LVC273Octal D-type flip-flop with reset; positive-edge trigger 1 2 3 4 5 MoreNXP Semiconductors
74LV273Octal D-type flip-flop with reset; positive-edge trigger 1 2 3 4 5 MoreNXP Semiconductors
CD74HC377High Speed CMOS Logic Octal D-Type Flip-Flop with Data Enable 1 2 3 4 5 MoreTexas Instruments
CD54HC377High-Speed CMOS Logic Octal D-Type Flip-Flop With Data Enable 1 2 3 4 5 MoreTexas Instruments

链接网址

ALLDATASHEET是否为您带来帮助?  [ DONATE ]  

关于 Alldatasheet    |   广告服务   |   联系我们   |   隐私政策   |   书签   |   链接交换   |   制造商名单
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  , Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp  |   Russian : Alldatasheetru.com
Korean : Alldatasheet.co.kr   |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com  |   Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl