数据搜索系统,热门电子元器件搜索
  Chinese▼

Delete All
ON OFF
ALLDATASHEETCN.COM

X  

预览 PDF Download HTML

WV3HG64M72AER-AD6 Datasheet(数据表) 6 Page - White Electronic Designs Corporation

部件型号  WV3HG64M72AER-AD6
说明  512MB - 64Mx72 DDR2 SDRAM REGISTERED, w/PLL
下载  10 Pages
Scroll/Zoom Zoom In 100% Zoom Out
制造商  WEDC [White Electronic Designs Corporation]
网页  http://www.whiteedc.com
标志 WEDC - White Electronic Designs Corporation

WV3HG64M72AER-AD6 Datasheet(HTML) 6 Page - White Electronic Designs Corporation

Back Button WV3HG64M72AER-AD6 数据表 HTML 2Page - White Electronic Designs Corporation WV3HG64M72AER-AD6 数据表 HTML 3Page - White Electronic Designs Corporation WV3HG64M72AER-AD6 数据表 HTML 4Page - White Electronic Designs Corporation WV3HG64M72AER-AD6 数据表 HTML 5Page - White Electronic Designs Corporation WV3HG64M72AER-AD6 数据表 HTML 6Page - White Electronic Designs Corporation WV3HG64M72AER-AD6 数据表 HTML 7Page - White Electronic Designs Corporation WV3HG64M72AER-AD6 数据表 HTML 8Page - White Electronic Designs Corporation WV3HG64M72AER-AD6 数据表 HTML 9Page - White Electronic Designs Corporation WV3HG64M72AER-AD6 数据表 HTML 10Page - White Electronic Designs Corporation  
Zoom Inzoom in Zoom Outzoom out
 6 page
background image
WV3HG64M72AER-AD6
March 2005
Rev. 1
ADVANCED
6
White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com
White Electronic Designs
AC TIMING PARAMETERS
0°C ≤ TCASE < +85°C; VCCQ = + 1.8V ± 0.1V, VCC = +1.8V ± 0.1V
AC CHARACTERISTICS
534
403
PARAMETER
SYMBOL
MIN
MAX
MIN
MAX
UNIT
Clock cycle time
CL = 4
tCK (4)
3,750
8,000
5,000
8,000
ps
CL = 3
tCK (3)
5,000
8,000
5,000
8,000
ps
CK high-level width
tCH
0.45
0.55
0.45
0.55
tCK
CK low-level width
tCL
0.45
0.55
0.45
0.55
tCK
Half clock period
tHP
MIN (tCH, tCL)
MIN (tCH, tCL)ps
DQ output access time from CK/CK#
tAC
-500
+500
-600
+600
ps
Data-out high-impedance window from CK/CK#
tHZ
tAC MAX
tAC MAX
ps
Data-out low-impedance window from CK/CK#
tLZ
tAC MIN
tAC MAX
tAC MIN
tAC MAX
ps
DQ and DM input setup time relative to DQS
tDS
100
150
ps
DQ and DM input hold time relative to DQS
tDH
225
275
ps
A DQ and DM input pulse width (for each input)
tDIPW
0.35
0.35
tCK
Data hold skew factor
tQHS
400
450
ps
DQ…DQS hold, DQS to first DQ to go nonvalid, per access
tQH
tHP - tQHS
tHP - tQHS
ps
DQS input high pulse width
tDQSH
0.35
0.35
tCK
DQS input low pulse width
tDQSL
0.35
0.35
tCK
DQS output access time from CK/CK#
tDQSCK
-450
+450
-500
+500
ps
DQS falling edge to CK rising … setup time
tDSS
0.2
0.2
tCK
DQS falling edge from CK rising … hold time
tDSH
0.2
0.2
tCK
DQS…DQ skew, DQS to last DQ valid, per group,
per access
tDQSQ
300
350
ps
DQS read preamble
tRPRE
0.9
1.1
0.9
1.1
tCK
DQS read postamble
tRPST
0.4
0.6
0.4
0.6
tCK
DQS write preamble
tWPRE
0.35
0.35
tCK
DQS write postamble
tWPST
0.4
0.6
0.4
0.6
tCK
Write command to first DQS latching transition
tDQSS
WL - 0.25
WL + 0.25
WL - 0.25
WL + 0.25
tCK
Continued on next page




HTML 页

1  2  3  4  5  6  7  8  9  10 


数据表 下载

Go To PDF Page


链接网址


Privacy Policy
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ]  

关于 Alldatasheet    |   广告服务   |   联系我们   |   隐私政策   |   书签   |   链接交换   |   制造商名单
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  , Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp  |   Russian : Alldatasheetru.com
Korean : Alldatasheet.co.kr   |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com  |   Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl