数据搜索系统,热门电子元器件搜索 |
|
EDI2AG272128V-D1 数据表(PDF) 4 Page - White Electronic Designs Corporation |
|
EDI2AG272128V-D1 数据表(HTML) 4 Page - White Electronic Designs Corporation |
4 / 11 page EDI2AG272128V-D1 White Electronic Designs 4 White Electronic Designs Corporation • (602) 437-1520 • www.whiteedc.com July 1999 ADVANCED White Electronic Designs Corp. reserves the right to change products or specifications without notice. PIN DESCRIPTIONS DIMM Pins Symbol Type Description 3, 6, 7, 10, 11, 14 15, 18, 19, 20, 17 16, 13, 12, 9, 8, 5 A0-A16 Input Synchronous Addresses: These inputs are registered and must meet the setup and hold times around the rising edge of CK. The burst counter generates internal addresses associated with A0 and A1, during burst and wait cycle. 33, 47, 61, 75, 89, 103, 117, 131 BW1#, BW2#, BW3#, BW4#, BW5#, BW6#, BW7#, BW8# Input Synchronous Byte Write: A byte write is LOW for a WRITE cycle and HIGH for a READ cycle. BW0# controls DQ0-7 and DQP0, BW1# controls DQ8-15 and DQP1. BW2# controls DQ16-23 and DQP2. BW3# controls DQ24-31 and DQP3. BW4# controls DQ32-39 and DQP4. BW5# controls DQ40-47 and DQP5. BW6#controls DQ48-55 and DQP6. BW7# controls DQ56-64 and DQP7. 32 BWE# Input Synchronous Write Enable: This active LOW input gates byte write operations and must meet the setup and hold times around the rising edge of CK. 25 GW# Input Synchronous Global Write: This active LOW input allows a full 72-bit WRITE to occur independent of the BWE# and BWx# lines and must meet the setup and hold times around the rising edge of CK. 30 CK Input Synchronous Clock: This signal registers the addresses, data, chip enables, write control and burst control inputs on its rising edge. All synchronous inputs must meet setup and hold times around the clock’s rising edge. 29, 31 E1#, E2# Input Synchronous Bank Enables: These active LOW inputs are used to enable each individual bank and to gate ADSP#. 23 G# Input Output Enable: This active LOW asynchronous input enables the data output drivers. 26 ADV# Input Synchronous Address Status Processor: This active LOW input is used to control the internal burst counter. A HIGH on this pin generates wait cycle (no address advance) 27 ADSP# Input Synchronous Address Status Processor: This active LOW input, along with EL# and EH# being LOW, causes a new external address to be registered and a READ cycle is initiated using the new address. 28 ADSC# Input Synchronous Address Status Controller: This active LOW input causes device to be de-selected or selected along with new external address to be registered. A READ or WRITE cycle is initiated depending upon write control inputs. Various DQ0-63 Input/Output Data Inputs/Outputs: First byte is DQ0-7, second byte is DQ8-15, third byte is DQ16-23, fourth byte is DQ24-31, fifth byte is DQ32-39, sixth byte is DQ40-47, seventh byte is DQ48-55 and the eight byte is DQ56-64. 34, 48, 62, 76, 90, 104, 118, 132 DQP0-7 Input/Output Parity Inputs/Outputs: DQP0 is parity bit for DQ0-7. DQP1 is parity bit for DQ8-15. DQP2 is parity bit for DQ16-23. DQP3 is parity bit for DQ24-31. DQP4# is parity bit for DQ32-39. DQP5 is parity bit for DQ40-47. DQP6# is parity bit for DQ48-55. DQP7 is parity bit for DQ56-64 and DQP7. In order to use the device configured as a parity bit parity bit 128K x 64, the parity bits need to be tied to Vss through a 10K ohm resistor. Various Vcc Supply Core power supply: +3.3V -5%/ + 10% Various Vss Ground Ground |
类似零件编号 - EDI2AG272128V-D1 |
|
类似说明 - EDI2AG272128V-D1 |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |