数据搜索系统,热门电子元器件搜索
  Chinese  ▼

Delete All
ON OFF
ALLDATASHEETCN.COM

X  

预览 PDF Download HTML

CY7C1355A 数据表(PDF) 6 Page - Cypress Semiconductor

部件名 CY7C1355A
功能描述  256K x 36/512K x 18 Synchronous Flow-Thru SRAM with NoBL Architecture
Download  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  CYPRESS [Cypress Semiconductor]
网页  http://www.cypress.com
标志 CYPRESS - Cypress Semiconductor

CY7C1355A 数据表(HTML) 6 Page - Cypress Semiconductor

Back Button CY7C1355A Datasheet HTML 2Page - Cypress Semiconductor CY7C1355A Datasheet HTML 3Page - Cypress Semiconductor CY7C1355A Datasheet HTML 4Page - Cypress Semiconductor CY7C1355A Datasheet HTML 5Page - Cypress Semiconductor CY7C1355A Datasheet HTML 6Page - Cypress Semiconductor CY7C1355A Datasheet HTML 7Page - Cypress Semiconductor CY7C1355A Datasheet HTML 8Page - Cypress Semiconductor CY7C1355A Datasheet HTML 9Page - Cypress Semiconductor CY7C1355A Datasheet HTML 10Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 28 page
background image
CY7C1357A
CY7C1355A
Document #: 38-05265 Rev. *A
Page 6 of 28
51, 52, 53,
56–59, 62, 63
68, 69, 72–75,
78, 79, 80
1, 2, 3, 6–9, 12,
13
18, 19, 22–25,
28, 29, 30
(a) 6P, 7P, 7N,
6N, 6M, 6L, 7L,
6K, 7K,
(b) 7H, 6H, 7G,
6G, 6F, 6E, 7E,
7D, 6D,
(c) 2D, 1D, 1E,
2E, 2F, 1G, 2G,
1H, 2H,
(d) 1K, 2K, 1L,
2L, 2M, 1N, 2N,
1P, 2P
DQa
DQb
DQc
DQd
Input/
Output
Synchronous
Data Inputs/Outputs: Both the data input path and data output path
are registered and triggered by the rising edge of CLK. Byte “a” is
DQa pins; Byte “b” is DQb pins; Byte “c” is DQc pins; Byte “d” is DQd
pins.
38
39
43
2U
3U
4U
TMS
TDI
TCK
Input
IEEE 1149.1 test inputs: LVTTL-level inputs. If Serial Boundary Scan
(JTAG) is not used, these pins can be floating (i.e., No Connect) or
be connected to VCC.
42
5U
TDO
Output
Power
IEEE 1149.1 test output: LVTTL-level output. If Serial Boundary
Scan (JTAG) is not used, these pins can be floating (i.e., No Connect).
15, 16, 41, 65,
91
4C, 2J, 4J, 6J,
4R
VCC
Supply
Power Supply: +3.3V –5% and +5%.
5, 10, 14, 17,
21, 26, 40, 55,
60, 66, 67, 71,
76, 90
3D, 5D, 3E, 5E,
3F, 5F, 3H, 5H,
3K, 5K, 3M, 5M,
3N, 5N, 3P, 5P,
5R
VSS
Ground
Ground: GND.
4, 11, 20, 27, 54,
61, 70, 77
1A, 7A, 1F, 7F,
1J, 7J, 1M, 7M,
1U, 7U
VCCQ
I/O Power
Supply
Power Supply for the I/O circuitry.
84
4A, 1B, 7B, 1C,
7C, 4D, 3J, 5J,
4L, 1R, 7R, 1T,
2T, 6T, 6U
NC
No Connect: These signals are not internally connected. It can be
left floating or be connected to VCC or to GND.
Pin Descriptions (CY7C1357A)
512K × 18
TQFP Pins
Name
Type
Description
37,
36,
32, 33, 34, 35, 44,
45, 46, 47, 48, 49,
50, 80, 81, 82, 83,
99, 100
A0,
A1,
A
Input-
Synchronous
Synchronous Address Inputs: The address register is triggered by a
combination of the rising edge of CLK, ADV/LD LOW, CEN LOW and true
chip enables. A0 and A1 are the two least significant bits of the address
field and set the internal burst counter if burst cycle is initiated.
93,
94,
BWa,
BWb
Input-
Synchronous
Synchronous Byte Write Enables: Each nine-bit byte has its own active
low byte write enable. On load write cycles (when WEN and ADV/LD are
sampled LOW), the appropriate byte write signal (BWx) must be valid. The
byte write signal must also be valid on each cycle of a burst write. Byte
write signals are ignored when WEN is sampled HIGH. The appropriate
byte(s) of data are written into the device one cycle later. BWa controls
DQa pins; BWb controls DQb pins. BWx can all be tied LOW if always
doing write to the entire 18-bit word.
87
CEN
Input-
Synchronous
Synchronous Clock Enable Input: When CEN is sampled HIGH, all
other synchronous inputs, including clock are ignored and outputs remain
unchanged. The effect of CEN sampled HIGH on the device outputs is as
if the LOW-to-HIGH clock transition did not occur. For normal operation,
CEN must be sampled LOW at rising edge of clock.
Pin Descriptions (CY7C1355A) (continued)
256K × 36
TQFP Pins
256K × 36
PBGA Pins
Name
Type
Description


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28 


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn