数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

GS8644Z18E-166IV 数据表(PDF) 10 Page - GSI Technology

部件名 GS8644Z18E-166IV
功能描述  72Mb Pipelined and Flow Through Synchronous NBT SRAM
Download  30 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  GSI [GSI Technology]
网页  http://www.gsitechnology.com
标志 GSI - GSI Technology

GS8644Z18E-166IV 数据表(HTML) 10 Page - GSI Technology

Back Button GS8644Z18E-166IV Datasheet HTML 6Page - GSI Technology GS8644Z18E-166IV Datasheet HTML 7Page - GSI Technology GS8644Z18E-166IV Datasheet HTML 8Page - GSI Technology GS8644Z18E-166IV Datasheet HTML 9Page - GSI Technology GS8644Z18E-166IV Datasheet HTML 10Page - GSI Technology GS8644Z18E-166IV Datasheet HTML 11Page - GSI Technology GS8644Z18E-166IV Datasheet HTML 12Page - GSI Technology GS8644Z18E-166IV Datasheet HTML 13Page - GSI Technology GS8644Z18E-166IV Datasheet HTML 14Page - GSI Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 30 page
background image
Preliminary
GS8644Z18/36E-xxxV
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.05 6/2006
10/30
© 2003, GSI Technology
Burst Cycles
Although NBT RAMs are designed to sustain 100% bus bandwidth by eliminating turnaround cycle when there is transition from
read to write, multiple back-to-back reads or writes may also be performed. NBT SRAMs provide an on-chip burst address
generator that can be utilized, if desired, to further simplify burst read or write implementations. The ADV control pin, when
driven high, commands the SRAM to advance the internal address counter and use the counter generated address to read or write
the SRAM. The starting address for the first cycle in a burst cycle series is loaded into the SRAM by driving the ADV pin low, into
Load mode.
Burst Order
The burst address counter wraps around to its initial state after four addresses (the loaded address and three more) have been
accessed. The burst sequence is determined by the state of the Linear Burst Order pin (LBO). When this pin is Low, a linear burst
sequence is selected. When the RAM is installed with the LBO pin tied high, Interleaved burst sequence is selected. See the tables
below for details.
FLXDrive™
The ZQ pin allows selection between NBT RAM nominal drive strength (ZQ low) for multi-drop bus applications and low drive
strength (ZQ floating or high) point-to-point applications. See the Output Driver Characteristics chart for details.
Mode Pin Functions
Mode Name
Pin Name
State
Function
Burst Order Control
LBO
L
Linear Burst
H
Interleaved Burst
Output Register Control
FT
L
Flow Through
H or NC
Pipeline
Power Down Control
ZZ
L or NC
Active
H
Standby, IDD = ISB
FLXDrive Output Impedance Control
ZQ
L
High Drive (Low Impedance)
H or NC
Low Drive (High Impedance)
Note:
There are pull-up devices on the ZQ and FT pins and a pull-down device on the ZZ pin, so those input pins can be unconnected and the chip
will operate in the default states as specified in the above tables.


类似零件编号 - GS8644Z18E-166IV

制造商部件名数据表功能描述
logo
List of Unclassifed Man...
GS8644Z18E-166I ETC-GS8644Z18E-166I Datasheet
1Mb / 39P
   72Mb Pipelined and Flow Through Synchronous NBT SRAM
logo
GSI Technology
GS8644Z18E-166I GSI-GS8644Z18E-166I Datasheet
556Kb / 32P
   72Mb Pipelined and Flow Through Synchronous NBT SRAM
More results

类似说明 - GS8644Z18E-166IV

制造商部件名数据表功能描述
logo
GSI Technology
GS8644Z36GE-200 GSI-GS8644Z36GE-200 Datasheet
556Kb / 32P
   72Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8642Z18B GSI-GS8642Z18B Datasheet
1Mb / 34P
   72Mb Pipelined and Flow Through Synchronous NBT SRAM
logo
List of Unclassifed Man...
GS8644Z18 ETC-GS8644Z18 Datasheet
1Mb / 39P
   72Mb Pipelined and Flow Through Synchronous NBT SRAM
logo
GSI Technology
GS8642ZV18B GSI-GS8642ZV18B Datasheet
1Mb / 32P
   72Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8640Z18T GSI-GS8640Z18T Datasheet
972Kb / 25P
   72Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8640Z18T-V GSI-GS8640Z18T-V Datasheet
914Kb / 22P
   72Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8644ZV18B GSI-GS8644ZV18B Datasheet
1Mb / 37P
   72Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8640ZV18T GSI-GS8640ZV18T Datasheet
582Kb / 23P
   72Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8640Z18GT-250I GSI-GS8640Z18GT-250I Datasheet
271Kb / 25P
   72Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8322Z18 GSI-GS8322Z18 Datasheet
763Kb / 38P
   36Mb Pipelined and Flow Through Synchronous NBT SRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com