MC33389CDW datasheet(16/35 Pages) MOTOROLA

部件名	MC33389CDW

功能描述	System Basis Chip with Low Speed Fault Tolerant CAN

Download	35 Pages

Scroll/Zoom	100%

制造商	MOTOROLA [Motorola, Inc]

网页	http://www.freescale.com

标志

16 / 35 page

MC33389

MOTOROLA

16

MC33389

DEVICE DESCRIPTION

WAKE-UP CAPABILITIES

Several wake up capabilities are available.

Forced Wake-up

The forced wake-up is enabled and disabled by SPI in

V3R register. It is used in sleep mode to automatically wake-

up the system by supplying V1 with proper reset. This

correspond to jump into NormalRequest mode. If then, the

SBC is not properly configured within 75ms, it switches back

to sleep mode till the next wake-up. If both Cyclic sense and

forced wake-up are enabled by the SPI in sleep mode, only

Cyclic sense will be active.

The period of forced wake-up are 32ms, 64ms, 128ms,

256ms, 512ms, 1024ms, 2048ms, 8192ms, chosen by SPI in

CYTCR register.

Wake-up Inputs (Local Wake-up) / Cyclic Sense

SBC provides 3 wake-up inputs to monitor external events

such as closing/opening of switches. The wake-up feature is

available in Normal, Standby and sleep modes. The switches

can be directly connected to Vbat or to V3. The SBC must be

properly configured by setting bit WI2V3 in register V3R. In

this case, wake-ups are only detected when V3 is On. It can

take advantage of V3 cyclic sense feature. If both Cyclic

sense and forced wake-up are enabled by the SPI in sleep

mode, only Cyclic sense will be active.

Options For Wake Input

Different conditions for wake-up can be chosen for wake-

up input pins (via SPI in WUICR register).

No wake-up: No wake-up is detected, whatever occurs on

wake-up inputs.

High state: if the input pin voltage is above the detection

threshold during more than a 20

µs filter time, a wake-up is

detected. A flag is set in the WUISR register.

Low state: if the input pin voltage is below the detection

threshold during more than a 20

µs filter time, a wake-up is

detected. A flag is set in the WUISR register.

Change of state: each change of the wake-up input pin is

considered as a wake-up, if it lasts more than a 20

µs filter

time. The first reference state (no wake-up) is the wake-up

input state when the SBC is programmed to this option. A flag

is set in the WUISR register.

Multiple sampling events: when wake-up inputs are used

with V3 in cyclic sense in sleep mode.

For positive edge sensitivity, 2 samples Low followed by 2

samples High are necessary to validate the wake-up

condition.

For negative edge sensitivity, 2 samples High followed by

2 samples Low are necessary to validate the wake-up

condition.

For both edge sensitivity, 2 samples at a given state

followed by 2 samples in the opposite state are necessary to

validate the wake-up condition.

Wake-up Inputs With Cyclic Sense

Connecting the external switches to V3 allows power

saving since V3 can be programmed to be active, passive or

cyclic (cyclic sense). This gives a great flexibility to reduce

total power consumption while allowing full wake-up

capabilities. Cyclic sense is available only in sleep mode.

The period of the Cyclic sense can be chosen out of 8

different timings: 32ms, 64ms, 128ms, 256ms, 512ms,

1024ms, 2048ms, 8192ms programmable via SPI in CYTCR

register. Once activated, V3 remains ‘on’ during 400

µs. The

wake-up inputs states are sampled at 300

µs.

Figure 16. V3 Timing

Note: In sleep mode, the Cyclic Sense feature

‘EXCLUSIVE OR’ the forced Wake-up is chosen (not both).

Figure 17. Cyclic Sense Timing

Wake Up Inputs With Permanent Sense

Wake up detection can also be done on a permanent way

in Normal and Standby mode. If the contacts are connected to

V3, wake ups are only detected if V3 is on.

Wake ups are also detected on a permanent way in sleep

mode if the contacts are directly connected to Vbat (if they are

connected to V3, only cyclic sense is available in sleep mode).

Local Wake-up Consequences

In normal or standby modes, the real time state of each

wake-up input pin is stored in the readable register WUIRTI.

Wake-ups are detected according to the option chosen. A flag

is set in the WUISR register. A maskable interrupt is sent via

INTB output.

In sleep mode, a local wake-up leads to a jump to

NormalRequest mode (via proper reset of the microcontroller). A

flag is set in the WUISR register.

Table 18. SBC Mode Versus Local Wake-up Behaviour

SBC Modes

Local Wake-up Behaviour

NormalRequest

No detection

300us

400us

V3

passive

active

cyclic sense programmable period

wake-up inputs sample point

1

0

1

actual state (read)

memory state

INTB (wake-up active=0)

0

80ms

160ms

V3

wake-up

switch status

V(L1)

Read L1

INTB

(t0)

(t1)

OPEN

CLOSED

read

setup

400

µs

300

µs

sample point (80%)

zoo

me

d

Cyclic sense connected to wake-up inputs. Example with wake-up input L1

sensitivity to Low state and timing=80ms

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

类似零件编号 - MC33389CDW

制造商	部件名	数据表	功能描述
Freescale Semiconductor...	MC33389CDW	1Mb / 49P	System Basis Chip with Low Speed Fault Tolerant CAN
Freescale Semiconductor...	MC33389CDWR2	1Mb / 49P	System Basis Chip with Low Speed Fault Tolerant CAN

More results

类似说明 - MC33389CDW

制造商	部件名	数据表	功能描述
Freescale Semiconductor...	33389	1Mb / 49P	System Basis Chip with Low Speed Fault Tolerant CAN
	33889	2Mb / 60P	System Basis Chip with Low Speed Fault Tolerant CAN Interface
	MC33889	1Mb / 60P	System Basis Chip with Low Speed Fault Tolerant CAN Interface
Motorola, Inc	PC33889	464Kb / 30P	System Basis Chip Lite with Low Speed Fault Tolerant CAN Interface
NXP Semiconductors	UJA1061	340Kb / 74P	Fault-tolerant CAN/LIN fail-safe system basis chip Rev. 05-22 November 2007
	UJA1061	529Kb / 77P	Fault-tolerant CAN/LIN fail-safe system basis chip Rev. 06-9 March 2010
	UJA1061	323Kb / 81P	Low speed CAN/LIN system basis chip 2004 Mar 22
STMicroelectronics	L4969URTR-E	492Kb / 46P	System voltage regulator with fault tolerant low speed CAN transceiver
STMicroelectronics	L4969	337Kb / 35P	SYSTEM VOLTAGE REGULATOR WITH FAULT TOLERANT LOW SPEED CAN-TRANSCEIVER
Motorola, Inc	MC33989	269Kb / 23P	System Basis Chip With High Speed CAN Transceiver