数据搜索系统,热门电子元器件搜索 |
|
HY5V52F 数据表(PDF) 5 Page - Hynix Semiconductor |
|
HY5V52F 数据表(HTML) 5 Page - Hynix Semiconductor |
5 / 13 page Rev. 0.1 / June. 2004 5 Preliminary HY5V52(L)F(P) Series 4Banks x 2M x 32bits Synchronous DRAM FUNCTIONAL BLOCK DIAGRAM 2Mbit x 4banks x 32 I/O Synchronous DRAM Internal Row Counter Column Pre Decoder Column Add Counter Self refresh logic & timer Address Register Burst Counter Mode Register Bank Select Column Active Row Active CAS Latency CLK CKE CS RAS CAS WE DQM0 A0 A1 BA1 BA0 A11 Row Pre Decoder Refresh DQ0 DQ31 Y-Decoder 2Mx32 BANK 0 2Mx32 BANK 1 2Mx32 BANK 2 2Mx32 BANK 3 Memory Cell Array Data Out Control DQM1 DQM2 DQM3 Pipe Line Control |
类似零件编号 - HY5V52F |
|
类似说明 - HY5V52F |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |