数据搜索系统,热门电子元器件搜索
  Chinese  ▼

Delete All
ON OFF
ALLDATASHEETCN.COM

X  

预览 PDF Download HTML

CY28416 数据表(PDF) 4 Page - Cypress Semiconductor

部件名 CY28416
功能描述  Next Generation FTG for Intel-R Architecture
Download  15 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  CYPRESS [Cypress Semiconductor]
网页  http://www.cypress.com
标志 CYPRESS - Cypress Semiconductor

CY28416 数据表(HTML) 4 Page - Cypress Semiconductor

  CY28416 Datasheet HTML 1Page - Cypress Semiconductor CY28416 Datasheet HTML 2Page - Cypress Semiconductor CY28416 Datasheet HTML 3Page - Cypress Semiconductor CY28416 Datasheet HTML 4Page - Cypress Semiconductor CY28416 Datasheet HTML 5Page - Cypress Semiconductor CY28416 Datasheet HTML 6Page - Cypress Semiconductor CY28416 Datasheet HTML 7Page - Cypress Semiconductor CY28416 Datasheet HTML 8Page - Cypress Semiconductor CY28416 Datasheet HTML 9Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 15 page
background image
PRELIMINARY
CY28416
Document #: 38-07657 Rev. *A
Page 4 of 15
Control Registers
....
Data Byte /Slave Acknowledges
46:39
Data byte 1 from slave – 8 bits
....
Data Byte N –8 bits
47
Acknowledge
....
Acknowledge from slave
55:48
Data byte 2 from slave – 8 bits
....
Stop
56
Acknowledge
....
Data bytes from slave / Acknowledge
....
Data Byte N from slave – 8 bits
....
NOT Acknowledge
...
Stop
Table 3. Block Read and Block Write Protocol (continued)
Block Write Protocol
Block Read Protocol
Bit
Description
Bit
Description
Table 4. Byte Read and Byte Write protocol
Byte Write Protocol
Byte Read Protocol
Bit
Description
Bit
Description
1Start
1Start
8:2
Slave address – 7 bits
8:2
Slave address – 7 bits
9Write
9Write
10
Acknowledge from slave
10
Acknowledge from slave
18:11
Command Code – 8 bits
18:11
Command Code – 8 bits
19
Acknowledge from slave
19
Acknowledge from slave
27:20
Data byte – 8 bits
20
Repeated start
28
Acknowledge from slave
27:21
Slave address – 7 bits
29
Stop
28
Read
29
Acknowledge from slave
37:30
Data from slave – 8 bits
38
NOT Acknowledge
39
Stop
Byte 0:Control Register 0
Bit
@Pup
Name
Description
7
1
CPUT2_ITP/SRCT4
CPUC2_ITP/SRCC4
CPU[T/C]2_ITP/SRC[T/C]4 Output Enable
0 = Disable (Hi-Z), 1 = Enable
6
1
RESERVED
RESERVED, Set = 1
5
1
RESERVED
RESERVED, Set = 1
4
1
SRC[T/C]3
SRC[T/C]3 Output Enable
0 = Disable (Hi-Z), 1 = Enable
3
1
SRC[T/C]2_SATA
SRC[T/C]2_SATA Output Enable
0 = Disable (Hi-Z), 1 = Enable
2
1
SRC[T/C]1
SRC[T/C]1 Output Enable
0 = Disable (Hi-Z), 1 = Enable
1
1
SRC[T/C]0
SRC[T/C]0 Output Enable
0 = Disable (Hi-Z), 1 = Enable
0
1
RESERVED
RESERVED, Set = 1


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15 


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn