数据搜索系统,热门电子元器件搜索 |
|
EP1C6F256C8 数据表(PDF) 32 Page - Altera Corporation |
|
EP1C6F256C8 数据表(HTML) 32 Page - Altera Corporation |
32 / 94 page 32 Altera Corporation Cyclone FPGA Family Data Sheet Preliminary Information Figure 19. Input/Output Clock Mode in Simple Dual-Port Mode Note (1) Note to Figures 19: (1) All registers shown except the rden register have asynchronous clear ports. Read/Write Clock Mode The M4K memory blocks implement read/write clock mode for simple dual-port memory. The designer can use up to two clocks in this mode. The write clock controls the block’s data inputs, wraddress, and wren. The read clock controls the data output, rdaddress, and rden. The memory blocks support independent clock enables for each clock and asynchronous clear signals for the read- and write-side registers. Figure 20 shows a memory block in read/write clock mode. 6 D ENA Q D ENA Q D ENA Q D ENA Q D ENA Q data[ ] D ENA Q wraddress[ ] address[ ] Memory Block 256 ´ 16 512 ´ 8 1,024 ´ 4 2,048 ´ 2 4,096 ´ 1 Data In Read Address Write Address Write Enable Read Enable Data Out outclken inclken inclock outclock wren rden 6 LAB Row Clocks To MultiTrack Interconnect D ENA Q byteena[ ] Byte Enable Write Pulse Generator |
类似零件编号 - EP1C6F256C8 |
|
类似说明 - EP1C6F256C8 |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |