数据搜索系统,热门电子元器件搜索 |
|
EP1C6Q240I7 数据表(PDF) 46 Page - Altera Corporation |
|
EP1C6Q240I7 数据表(HTML) 46 Page - Altera Corporation |
46 / 94 page 46 Altera Corporation Cyclone FPGA Family Data Sheet Preliminary Information Figure 28. Row I/O Block Connection to the Interconnect Notes to Figure 28: (1) The 21 data and control signals consist of three data out lines, io_dataout[2..0], three output enables, io_coe[2..0] , three input clock enables, io_cce_in[2..0], three output clock enables, io_cce_out[2..0], three clocks, io_cclk[2..0], three asynchronous clear signals, io_caclr[2..0], and three synchronous clear signals, io_csclr[2..0]. (2) Each of the three IOEs in the row I/O block can have one io_datain input (combinatorial or registered) and one comb_io_datain (combinatorial) input. 21 R4 Interconnects C4 Interconnects I/O Block Local Interconnect 21 Data and Control Signals from Logic Array (1) io_datain[2..0] and comb_io_datain[2..0] (2) io_clk[5:0] Row I/O Block Contains up to Three IOEs Direct Link Interconnect to Adjacent LAB Direct Link Interconnect from Adjacent LAB LAB Local Interconnect LAB Row I/O Block |
类似零件编号 - EP1C6Q240I7 |
|
类似说明 - EP1C6Q240I7 |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |