数据搜索系统,热门电子元器件搜索 |
|
EP1C6F256C7 数据表(PDF) 76 Page - Altera Corporation |
|
EP1C6F256C7 数据表(HTML) 76 Page - Altera Corporation |
76 / 94 page 76 Altera Corporation Cyclone FPGA Family Data Sheet Preliminary Information Figure 37 shows the memory waveforms for the M4K timing parameters shown in Table 42. Figure 37. Dual-Port RAM Timing Microparameter Waveform Table 43. Routing Delay Internal Timing Microparameter Descriptions Symbol Parameter tR4 Delay for an R4 line with average loading; covers a distance of four LAB columns tC4 Delay for an C4 line with average loading; covers a distance of four LAB rows tLOCAL Local interconnect delay wrclock wren wraddress data-in reg_data-out an-1 an a0 a1 a2 a3 a4 a5 din-1 din din4 din5 rdclock a6 din6 unreg_data-out rden rdaddress bn b0 b1 b2 b3 doutn-2 doutn-1 doutn doutn-1 doutn dout0 tWERESU tWEREH tDATACO1 tDATACO2 tDATASU tDATAH tWEREH tWERESU tWADDRSU tWADDRH dout0 tRC |
类似零件编号 - EP1C6F256C7 |
|
类似说明 - EP1C6F256C7 |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |