数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

EP1C6Q240C7 数据表(PDF) 13 Page - Altera Corporation

部件名 EP1C6Q240C7
功能描述  Cyclone FPGA Family
Download  94 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ALTERA [Altera Corporation]
网页  http://www.altera.com
标志 ALTERA - Altera Corporation

EP1C6Q240C7 数据表(HTML) 13 Page - Altera Corporation

Back Button EP1C6Q240C7 Datasheet HTML 9Page - Altera Corporation EP1C6Q240C7 Datasheet HTML 10Page - Altera Corporation EP1C6Q240C7 Datasheet HTML 11Page - Altera Corporation EP1C6Q240C7 Datasheet HTML 12Page - Altera Corporation EP1C6Q240C7 Datasheet HTML 13Page - Altera Corporation EP1C6Q240C7 Datasheet HTML 14Page - Altera Corporation EP1C6Q240C7 Datasheet HTML 15Page - Altera Corporation EP1C6Q240C7 Datasheet HTML 16Page - Altera Corporation EP1C6Q240C7 Datasheet HTML 17Page - Altera Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 94 page
background image
Altera Corporation
13
Preliminary Information
Cyclone FPGA Family Data Sheet
Dynamic Arithmetic Mode
The dynamic arithmetic mode is ideal for implementing adders, counters,
accumulators, wide parity functions, and comparators. An LE in dynamic
arithmetic mode uses four 2-input LUTs configurable as a dynamic
adder/subtractor. The first two 2-input LUTs compute two summations
based on a possible carry-in of 1 or 0; the other two LUTs generate carry
outputs for the two chains of the carry select circuitry. As shown in
Figure 7, the LAB carry-in signal selects either the carry-in0 or
carry-in1
chain. The selected chain’s logic level in turn determines
which parallel sum is generated as a combinatorial or registered output.
For example, when implementing an adder, the sum output is the
selection of two possible calculated sums:
data1 + data2 + carry-in0
or data1 + data2 + carry-in1.
The other two LUTs use the data1 and data2 signals to generate two
possible carry-out signals
one for a carry of 1 and the other for a carry of
0. The carry-in0 signal acts as the carry select for the carry-out0
output and carry-in1 acts as the carry select for the carry-out1
output. LEs in arithmetic mode can drive out registered and unregistered
versions of the LUT output.
The dynamic arithmetic mode also offers clock enable, counter enable,
synchronous up/down control, synchronous clear, synchronous load,
and dynamic adder/subtractor options. The LAB local interconnect data
inputs generate the counter enable and synchronous up/down control
signals. The synchronous clear and synchronous load options are LAB-
wide signals that affect all registers in the LAB. The Quartus II software
automatically places any registers that are not used by the counter into
other LABs. The addnsub LAB-wide signal controls whether the LE acts
as an adder or subtractor.


类似零件编号 - EP1C6Q240C7

制造商部件名数据表功能描述
logo
Altera Corporation
EP1C6Q240C7ES ALTERA-EP1C6Q240C7ES Datasheet
1Mb / 104P
   Cyclone FPGA Family Data Sheet
More results

类似说明 - EP1C6Q240C7

制造商部件名数据表功能描述
logo
Altera Corporation
EP1C20F ALTERA-EP1C20F Datasheet
1Mb / 106P
   Cyclone FPGA Family
EP1C3 ALTERA-EP1C3 Datasheet
1Mb / 104P
   Cyclone FPGA Family Data Sheet
EP4CE115F29I7N ALTERA-EP4CE115F29I7N Datasheet
372Kb / 14P
   Cyclone IV FPGA Device Family
EP4CE10E22C8N ALTERA-EP4CE10E22C8N Datasheet
498Kb / 14P
   Cyclone IV FPGA Device Family Overview
EP4CE6E22I7N ALTERA-EP4CE6E22I7N Datasheet
498Kb / 14P
   Cyclone IV FPGA Device Family Overview
EP4CE6E22C8 ALTERA-EP4CE6E22C8 Datasheet
498Kb / 14P
   Cyclone IV FPGA Device Family Overview
EP4CE55F29I7 ALTERA-EP4CE55F29I7 Datasheet
372Kb / 14P
   Cyclone IV FPGA Device Family Overview
EP4CGX150CF23C8N ALTERA-EP4CGX150CF23C8N Datasheet
395Kb / 14P
   1. Cyclone IV FPGA Device Family Overview
EP4CE10F17I7N ALTERA-EP4CE10F17I7N Datasheet
498Kb / 14P
   1. Cyclone IV FPGA Device Family Overview
EP1C12Q240C8N ALTERA-EP1C12Q240C8N Datasheet
1Mb / 106P
   Section I. Cyclone FPGA Family Data Sheet
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com