数据搜索系统,热门电子元器件搜索
  Chinese▼

Delete All
ON OFF
ALLDATASHEETCN.COM

X  

预览 PDF Download HTML

M378T3354CZ3 Datasheet(数据表) 5 Page - Samsung semiconductor

部件型号  M378T3354CZ3
说明  DDR2 Unbuffered SDRAM MODULE 240pin Unbuffered Module based on 512Mb C-die 64/72-bit Non-ECC/ECC
下载  22 Pages
Scroll/Zoom Zoom In 100% Zoom Out
制造商  SAMSUNG [Samsung semiconductor]
网页  http://www.samsung.com/Products/Semiconductor
标志 SAMSUNG - Samsung semiconductor

M378T3354CZ3 Datasheet(HTML) 5 Page - Samsung semiconductor

  M378T3354CZ3 数据表 HTML 1Page - Samsung semiconductor M378T3354CZ3 数据表 HTML 2Page - Samsung semiconductor M378T3354CZ3 数据表 HTML 3Page - Samsung semiconductor M378T3354CZ3 数据表 HTML 4Page - Samsung semiconductor M378T3354CZ3 数据表 HTML 5Page - Samsung semiconductor M378T3354CZ3 数据表 HTML 6Page - Samsung semiconductor M378T3354CZ3 数据表 HTML 7Page - Samsung semiconductor M378T3354CZ3 数据表 HTML 8Page - Samsung semiconductor M378T3354CZ3 数据表 HTML 9Page - Samsung semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 5 page
background image
Rev. 1.2 Aug. 2005
256MB, 512MB, 1GB Unbuffered DIMMs
DDR2 SDRAM
Input/Output Functional Description
Symbol
Type
Function
CK0-CK2
CK0-CK2
Input
CK and CK are differential clock inputs. All the SDRAM addr/cntl inputs are sampled on the crossing of positive edge of
CK and negative edge of CK. Output (read) data is reference to the crossing of CK and CK (Both directions of crossing)
CKE0-CKE1
Input
Activates the SDRAM CK signal when high and deactivates the CK Signal When low. By deactivating the clocks, CKE
low initiates the Powe Down mode, or the Self-Refresh mode
S0-S1
Input
Enables the associated SDRAM command decoder when low and disables the command decoder when high. When the
command decoder is disbled, new command are ignored but previous operations continue. This signal provides for exter-
nal rank selection on systems with multiple ranks
RAS, CAS, WE
Input
RAS, CAS, and WE (ALONG WITH CS) define the command being entered.
ODT0-ODT1
Input
When high, termination resistance is enabled for all DQ, DQ and DM pins, assuming the function is enabled in the
Extended Mode Register Set (EMRS).
VREF
Supply
Reference voltage for SSTL 18 inputs.
VDDQ
Supply
Power supply for the DDR II SDRAM output buffers to provide improved noise immunity. For all current DDR2 unbuffered
DIMM designs, VDDQ shares the same power plane as VDD pins.
BA0-BA1
Input
Selects which SDRAM BANK of four is activated.
A0-A13
Input
During a Bank Activate command cycle, Address input defines the row address (RA0-RA13)
During a Read or Write command cycle, Address input defines the colum address, In addition to the column address, AP
is used to invoke autoprecharge operation at the end of the burst read or write cycle. If AP is high, autoprecharge is
selected and BA0, BA1 defines the bank to be precharged. If AP is low, autoprecharge is disbled. During a precharge
command cycle, AP is used in conjunction with BA0, BA1 to control which bank(s) to precharge. If AP is high, all banks
will be precharged regardless of the state of BA0, BA1. If AP is low, BA0, BA1are used to define which bank to pre-
charge.
DQ0-DQ63
CB0-CB7
In/Out
Data and Check Bit Input/Output pins.
DM0-DM8
Input
DM is an input mask signal for write data. Input data is masked when DM is sampled High coincident with that input data
during a write access. DM is sampled on both edges of DQS. Although DM pins are input only, the DM loading matches
the DQ and DQS loading.
VDD,VSS
Supply
Power and ground for DDR2 SDRAM input buffers, and core logic. VDD and VDDQ pins are tied to VDD/VDDQ planes on
these modules.
DQS0-DQS8
DQS0-DQS8
In/Out
Data strobe for input and output data. For Rawcards using x16 orginized DRAMs DQ0-7 connect to the LDQS pin of the
DRAMs and DQ8-17 connect to the UDQS pin of the DRAM
SA0-SA2
Input
These signals and tied at the system planar to either VSS or VDD to configure the serial SPD EERPOM address range.
SDA
In/Out
This bidirectional pin is used to transfer data into or out of the SPD EEPROM. A resistor must be connected from the
SDA bus line to VDD to act as a pullup on the system board.
SCL
Input
This signal is used to clock data into and out of the SPD EEPROM. A resistor may be connected from the SCL bus time
to VDD to act as a pullup onthe system board.
VDD SPD
Supply
Power supply for SPD EEPROM. This supply is separate from the VDD/VDDQ power plane. EEPROM supply is operable
from 1.7V to 3.6V.




HTML 页

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22 


数据表 下载

Go To PDF Page

相关电子零件

部件型号部件说明Html View制造商
M393T6553CZ3DDR2 Registered SDRAM MODULE 240pin Registered Module based on 512Mb C-die 72-bit ECC 1 2 3 4 5 MoreSamsung semiconductor
M470L6524CU0DDR SDRAM Unbuffered Module 18 4 pin Unbuffered Module based on 512Mb C-die 1 2 3 4 5 MoreSamsung semiconductor
M393T6553BGDDR2 Registered SDRAM MODULE 240pin Registered Module based on 512Mb B-die 72-bit ECC 1 2 3 4 5 MoreSamsung semiconductor
M366S3354BTSSDRAM Unbuffered Module 168pin Unbuffered Module based on 512Mb B-die 62/72-bit Non ECC/ECC 1 2 3 4 5 MoreSamsung semiconductor
M378T3354BG3-CD5240pin Unbuffered Module based on 512Mb B-die 64/72-bit Non-ECC/ECC 1 2 3 4 5 MoreSamsung semiconductor
M368L3324DUSDDR SDRAM Unbuffered Module 184pin Unbuffered Module based on 512Mb D-die with 64/72-bit Non ECC/ECC 66 TSOP-II with Pb-Free RoHS compliant 1 2 3 4 5 MoreSamsung semiconductor
M393T3253FGDDR2 Registered SDRAM MODULE 240pin Registered Module based on 256Mb F-die 72-bit ECC 1 2 3 4 5 MoreSamsung semiconductor
M368L3324BTDDR SDRAM Unbuffered Module 184pin Unbuffered Module based on 512Mb B-die with 64/72-bit Non ECC/ECC 66 TSOP-II 1 2 3 4 5 MoreSamsung semiconductor
HYMP512U648240pin DDR2 SDRAM Unbuffered DIMMs based on 512 Mb 1st ver. 1 2 3 4 5 MoreHynix Semiconductor
M470L3324DU0DDR SDRAM Unbuffered Module 18 4 pin Unbuffered Module based on 512Mb D-die 66 TSOP-II & 54 sTSOP-II with Pb-Free RoHS compliant 1 2 3 4 5 MoreSamsung semiconductor

链接网址


Privacy Policy
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ]  

关于 Alldatasheet    |   广告服务   |   联系我们   |   隐私政策   |   书签   |   链接交换   |   制造商名单
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  , Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp  |   Russian : Alldatasheetru.com
Korean : Alldatasheet.co.kr   |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com  |   Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl