数据搜索系统,热门电子元器件搜索 |
|
TMP47C990E 数据表(PDF) 7 Page - Toshiba Semiconductor |
|
TMP47C990E 数据表(HTML) 7 Page - Toshiba Semiconductor |
7 / 32 page TOSHIBA CORPORATION 7/32 TMP47C101/201 2.4 Data Memory (RAM) The 47C101 has 64 x 4 bits (addresses 00H through 3FH) of the data memory (RAM), and the 47C201 has 128 x 4 bits (addresses 00H through 7FH). The RAM is addressed in one of the three ways (address- ing modes): (1) Register-indirect addressing mode In this mode, a page is specified by the H register and an address in the page by the L register. Example: LD A, @HL ; Acc ←RAM [HL] (2) Direct addressing mode In this mode, an address is directly specified by the 8 bits of the second byte (operand) in the instruction field. Example: LD A, 2CH ; Acc ←RAM [2C H] (3) Zero-page addressing mode In this mode, an address in zero-page (addresses 00H through 0FH) is specified by the lower 4 bits of the sec- ond byte (operand) in the instruction field. Example: ST #3, 05H ; RAM [05H]←3 Figure 2-5. Addressing Mode 2.4.1 Data Memory Map Figure 2-6 shows the data memory map. The data memory is also used for the following special purpose. Stack and Stack Pointer Word (SPW) Data Counter (DC) Count registers of the timer/counters (TC1, TC2) Zero-page Figure 2-6. Data Memory Map (47C201) |
类似零件编号 - TMP47C990E |
|
类似说明 - TMP47C990E |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |