数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

GS8170LW72C-333I 数据表(PDF) 5 Page - GSI Technology

部件名 GS8170LW72C-333I
功能描述  18Mb sigma 1x1Lp CMOS I/O Late Write SigmaRAM
Download  27 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  GSI [GSI Technology]
网页  http://www.gsitechnology.com
标志 GSI - GSI Technology

GS8170LW72C-333I 数据表(HTML) 5 Page - GSI Technology

  GS8170LW72C-333I Datasheet HTML 1Page - GSI Technology GS8170LW72C-333I Datasheet HTML 2Page - GSI Technology GS8170LW72C-333I Datasheet HTML 3Page - GSI Technology GS8170LW72C-333I Datasheet HTML 4Page - GSI Technology GS8170LW72C-333I Datasheet HTML 5Page - GSI Technology GS8170LW72C-333I Datasheet HTML 6Page - GSI Technology GS8170LW72C-333I Datasheet HTML 7Page - GSI Technology GS8170LW72C-333I Datasheet HTML 8Page - GSI Technology GS8170LW72C-333I Datasheet HTML 9Page - GSI Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 27 page
background image
GS8170LW36/72C-333/300/250/200
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 2.03 1/2005
5/27
© 2002, GSI Technology, Inc.
Read Operations
Pipelined Read
Read operation is initiated when the following conditions are satisfied at the rising edge of clock: All three chip enables (E1, E2,
and E3) are active, the write enable input signal (W) is deasserted high, and ADV is asserted low. The address presented to the
address inputs is latched into the address register and presented to the memory core and control logic. The control logic determines
that a read access is in progress and allows the requested data to propagate to the input of the output register. At the next rising edge
of clock the read data is allowed to propagate through the output register and onto the output pins
Single Data Rate (SDR) Pipelined Read.
Write Operations
Write operation occurs when the following conditions are satisfied at the rising edge of clock: All three chip enables (E1, E2, and
E3) are active, the write enable input signal (W) is asserted low, and ADV is asserted low.
Late Write
In Late Write mode the RAM requires Data In one rising clock edge later than the edge used to load Address and Control. Late
Write protocol has been employed on SRAMs designed for RISC processor L2 cache applications and in Flow Through mode NBT
SRAMs
SigmaRAM Late Write with Pipelined Read
Read A
Deselect
Read B
Read C
Read D
A
B
C
D
E
Q(A)
Q(B)
Q(C)
Q(D)
CK
Address
ADV
E1
W
DQ
CQ
Read A
Deselect
Write B
Read C
Read D
A
B
C
D
E
Q(A)
D(B)
Q(C)
Q(D)
CK
Address
ADV
E1
Bx
W
DQ
CQ


类似零件编号 - GS8170LW72C-333I

制造商部件名数据表功能描述
logo
GSI Technology
GS8170LW72AC-250 GSI-GS8170LW72AC-250 Datasheet
999Kb / 32P
   18Mb 誇1x1Lp CMOS I/O Late Write SigmaRAM
GS8170LW72AC-250I GSI-GS8170LW72AC-250I Datasheet
999Kb / 32P
   18Mb 誇1x1Lp CMOS I/O Late Write SigmaRAM
GS8170LW72AC-300 GSI-GS8170LW72AC-300 Datasheet
999Kb / 32P
   18Mb 誇1x1Lp CMOS I/O Late Write SigmaRAM
GS8170LW72AC-300I GSI-GS8170LW72AC-300I Datasheet
999Kb / 32P
   18Mb 誇1x1Lp CMOS I/O Late Write SigmaRAM
GS8170LW72AC-333 GSI-GS8170LW72AC-333 Datasheet
999Kb / 32P
   18Mb 誇1x1Lp CMOS I/O Late Write SigmaRAM
More results

类似说明 - GS8170LW72C-333I

制造商部件名数据表功能描述
logo
GSI Technology
GS8170LW36AC GSI-GS8170LW36AC Datasheet
999Kb / 32P
   18Mb 誇1x1Lp CMOS I/O Late Write SigmaRAM
GS8330LW36C GSI-GS8330LW36C Datasheet
579Kb / 30P
   36Mb 誇1x1Lp CMOS I/O Late Write SigmaRAM
GS8170DW36AC GSI-GS8170DW36AC Datasheet
1,004Kb / 32P
   18Mb 誇1x1Dp CMOS I/O Double Late Write SigmaRAM
GS8170DW36C GSI-GS8170DW36C Datasheet
1Mb / 27P
   18Mb 誇1x1Dp CMOS I/O Double Late Write SigmaRAM
GS8171DW36AC GSI-GS8171DW36AC Datasheet
1,007Kb / 33P
   18Mb 誇1x1Dp HSTL I/O Double Late Write SigmaRAM
GS8330DW36 GSI-GS8330DW36 Datasheet
583Kb / 30P
   Double Late Write SigmaRAM
GS8170DD36C GSI-GS8170DD36C Datasheet
716Kb / 29P
   18Mb 誇1x2Lp CMOS I/O Double Data Rate SigmaRAM
logo
Motorola, Inc
MCM69L738A MOTOROLA-MCM69L738A Datasheet
212Kb / 20P
   4M Late Write 2.5 V I/O
MCM69R738C MOTOROLA-MCM69R738C Datasheet
511Kb / 20P
   4M Late Write 2.5 V I/O
MCM69R738A MOTOROLA-MCM69R738A Datasheet
213Kb / 20P
   4M Late Write 2.5 V I/O
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com