IS25WP032D-RELE datasheet(89/118 Pages) ISSI

部件名	IS25WP032D-RELE

功能描述	SERIAL FLASH MEMORY WITH 133MHZ MULTI I/O SPI & QUAD I/O QPI DTR INTERFACE

Download	118 Pages

Scroll/Zoom	100%

制造商	ISSI [Integrated Silicon Solution, Inc]

网页	http://www.issi.com

标志

89 / 118 page

IS25LP032D

IS25WP032D

Integrated Silicon Solution, Inc.- www.issi.com

89

Rev. A12

08/04/2020

8.41 FAST READ QUAD I/O DTR MODE OPERATION IN SPI MODE (FRQDTR, EDh)

The FRQDTR instruction enables Double Transfer Rate throughput on quad I/O of the device in read mode.

A Quad Enable (QE) bit of Status Register must be set to "1" before sending the Fast Read Quad I/O instruction.

The address (interleave on 4 I/O pins) is latched on both rising and falling edge of SCK, and data (interleave on 4

I/O pins) shift out on both rising and falling edge of SCK at a maximum frequency. The 8-bit address can be latched-

in at one clock, and 8-bit data can be read out at one clock, which means four bits at the rising edge of clock, the

other four bits at the falling edge of clock.

The first address byte can be at any location. The address is automatically increased to the next higher address

after each byte data is shifted out, so the whole memory can be read out with a single FRQDTR instruction. The

address counter rolls over to 0 when the highest address is reached. Once writing FRQDTR instruction, the

following address/dummy/data out will perform as 8-bit instead of previous 1-bit.

The sequence of issuing FRQDTR instruction is: CE# goes low  Sending FRQDTR instruction (1-bit per clock)

 24-bit address interleave on IO3, IO2, IO1 & IO0 (8-bit per clock)  6 dummy clocks (configurable, default is 6

clocks)  Data out interleave on IO3, IO2, IO1 & IO0 (8-bit per clock)  End FRQDTR operation by driving CE#

high at any time during data out.

If AXh (

where X is don’t care) is input for the mode bits during dummy cycles, the device will enter AX read operation

mode which enables subsequent FRQDTR execution skips command code. It saves cycles as described in Figure

8.68. When the code is different from AXh, the device exits the AX read operation. After finishing the read operation,

device becomes ready to receive a new command.

If the FRQDTR instruction is issued while a Program/Erase/Write Status Register cycle is in progress (WIP=1), the

instruction will be rejected without any effect on the current cycle.

类似零件编号 - IS25WP032D-RELE

制造商	部件名	数据表	功能描述
Integrated Silicon Solu...	IS25WP032	929Kb / 107P	1.8V SERIAL FLASH MEMORY WITH 133MHZ MULTI I/O SPI
	IS25WP032A-JBLA1	1Mb / 111P	1.8V SERIAL FLASH MEMORY WITH 133MHZ MULTI I/O SPI & QUAD I/O QPI DTR INTERFACE
	IS25WP032A-JBLA2	1Mb / 111P	1.8V SERIAL FLASH MEMORY WITH 133MHZ MULTI I/O SPI & QUAD I/O QPI DTR INTERFACE
	IS25WP032A-JBLA3	1Mb / 111P	1.8V SERIAL FLASH MEMORY WITH 133MHZ MULTI I/O SPI & QUAD I/O QPI DTR INTERFACE
	IS25WP032A-JBLE	1Mb / 111P	1.8V SERIAL FLASH MEMORY WITH 133MHZ MULTI I/O SPI & QUAD I/O QPI DTR INTERFACE

制造商	部件名	数据表	功能描述
Integrated Silicon Solu...	IS25LP016D	1Mb / 114P	SERIAL FLASH MEMORY WITH 133MHZ MULTI I/O SPI & QUAD I/O QPI DTR INTERFACE
	IS25LP080D	1Mb / 108P	SERIAL FLASH MEMORY WITH 133MHZ MULTI I/O SPI & QUAD I/O QPI DTR INTERFACE
	IS25LP256D	2Mb / 174P	SERIAL FLASH MEMORY WITH 166/133MHZ MULTI I/O SPI & QUAD I/O QPI DTR INTERFACE
	IS25LP064A	1Mb / 99P	3V SERIAL FLASH MEMORY WITH 133MHZ MULTI I/O SPI & QUAD I/O QPI DTR INTERFACE
	IS25WP064A	1Mb / 111P	1.8V SERIAL FLASH MEMORY WITH 133MHZ MULTI I/O SPI & QUAD I/O QPI DTR INTERFACE
Renesas Technology Corp	AT25QL641	3Mb / 80P	SPI Serial Flash Memory with Dual I/O, Quad I/O, QPI Support Sep 14, 2022
Integrated Silicon Solu...	IS25WP128	929Kb / 107P	1.8V SERIAL FLASH MEMORY WITH 133MHZ MULTI I/O SPI
	IS25WP016	2Mb / 112P	1.8V SERIAL FLASH MEMORY WITH 133MHZ MULTI I/O SPI
	IS25LP128	2Mb / 90P	3V SERIAL FLASH MEMORY WITH 133MHZ MULTI I/O SPI
	IS25WQ020	805Kb / 65P	1.8V QUAD SERIAL FLASH MEMORY WITH MULTI-I/O SPI