数据搜索系统,热门电子元器件搜索 |
|
JS28F320J3C-120 数据表(PDF) 51 Page - Intel Corporation |
|
JS28F320J3C-120 数据表(HTML) 51 Page - Intel Corporation |
51 / 72 page 256-Mbit J3 (x8/x16) Datasheet 51 10 = pulse on Program Complete Used to generate a system interrupt pulse when any flash device in an array has completed a program operation. Provides highest performance for servicing continuous buffer write operations. 11 = pulse on Erase or Program Complete Used to generate system interrupts to trigger servicing of flash arrays when either erase or program operations are completed, when a common interrupt service routine is desired. NOTES: 1. When configured in one of the pulse modes, STS pulses low with a typical pulse width of 250 ns. 2. An invalid configuration code will result in both SR.4 and SR.5 being set. Table 22. STS Configuration Coding Definitions D7 D6 D5 D4 D3 D2 D1 D0 Reserved Pulse on Program Complete (1) Pulse on Erase Complete (1) D[1:0] = STS Configuration Codes Notes |
类似零件编号 - JS28F320J3C-120 |
|
类似说明 - JS28F320J3C-120 |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |