数据搜索系统,热门电子元器件搜索 |
|
PC28F256J3A-115 数据表(PDF) 63 Page - Intel Corporation |
|
PC28F256J3A-115 数据表(HTML) 63 Page - Intel Corporation |
63 / 72 page 256-Mbit J3 (x8/x16) Datasheet 63 0606_09 Figure 22. Block Erase Flowchart Start Read Status Register SR.7 = Erase Flash Block(s) Complete 0 1 Full Status Check if Desired Suspend Erase Issue Single Block Erase Command 20H, Block Address Suspend Erase Loop Write Confirm D0H Block Address Yes No Bus Operation Command Comments Write Erase Block Data = 20H Addr = Block Address Write (Note 1) Erase Confirm Data = D0H Addr = X Read Status register data With the device enabled, OE# low updates SR Addr = X Standby Check SR.7 1 = WSM Ready 0 = WSM Busy 1. The Erase Confirm byte must follow Erase Setup. This device does not support erase queuing. Please see Application note AP-646 For software erase queuing compatibility. Full status check can be done after all erase and write sequences complete. Write FFH after the last operation to reset the device to read array mode. |
类似零件编号 - PC28F256J3A-115 |
|
类似说明 - PC28F256J3A-115 |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |