数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD7933BRU 数据表(PDF) 9 Page - Analog Devices

部件名 AD7933BRU
功能描述  4-Channel, 1.5 MSPS, 12-Bit and 10-Bit Parallel ADCs with a Sequencer
Download  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD7933BRU 数据表(HTML) 9 Page - Analog Devices

Back Button AD7933BRU Datasheet HTML 5Page - Analog Devices AD7933BRU Datasheet HTML 6Page - Analog Devices AD7933BRU Datasheet HTML 7Page - Analog Devices AD7933BRU Datasheet HTML 8Page - Analog Devices AD7933BRU Datasheet HTML 9Page - Analog Devices AD7933BRU Datasheet HTML 10Page - Analog Devices AD7933BRU Datasheet HTML 11Page - Analog Devices AD7933BRU Datasheet HTML 12Page - Analog Devices AD7933BRU Datasheet HTML 13Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 32 page
background image
Preliminary Technical Data
AD7933/AD7934
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
1
2
3
4
5
6
7
8
9
10
11
12
13
14
28
27
26
25
24
23
22
21
20
19
18
17
16
15
W/B
DB0
DB1
DB4
DB3
DB2
VDD
VIN2
VIN1
VIN0
CS
AGND
VREFIN/VREFOUT
DB5
DB6
DB7
DB9
DGND
VDRIVE
RD
WR
CONVST
DB10
DB8/HBEN
DB11
BUSY
CLKIN
VIN3
AD7933/
AD7934
TOP VIEW
(Not to Scale)
Figure 2. Pin Configuration
Table 5. Pin Function Description
Pin No.
Mnemonic
Description
1
VDD
Power Supply Input. The VDD range for the AD7933/AD7934 is from 2.7 V to 5.25 V. The supply should be
decoupled to AGND with a 0.1 µF capacitor and a 10 µF tantalum capacitor.
2
W/B
Word/Byte Input. When this input is logic high, word transfer mode is enabled and data is transferred to and
from the AD7933/AD7934 in 12-/10-bit words on Pins DB0/DB2 to DB11. When this pin is logic low, byte
transfer mode is enabled. Data and the channel ID is transferred on Pins DB0 to DB7 and Pin DB8/HBEN
assumes its HBEN functionality.
3 to 10
DB0 to DB7
Data Bits 0 to 7. Three-state parallel digital I/O pins that provide the conversion result and also allow the
control register to be programmed. These pins are controlled by CS, RD, and WR. The logic high/low voltage
levels for these pins are determined by the VDRIVE input. When reading from the AD7933, the two LSBs (DB0 and
DB1) are always 0 and the LSB of the conversion result is available on DB2.
11
VDRIVE
Logic Power Supply Input. The voltage supplied at this pin determines at what voltage the parallel interface of
the AD7933/AD7934 will operate. This pin should be decoupled to DGND. The voltage at this pin may be
different to that at VDD but should never exceed VDD by more than 0.3 V.
12
DGND
Digital Ground. This is the ground reference point for all digital circuitry on the AD7933/AD7934. The DGND
and AGND voltages should ideally be at the same potential and must not be more than 0.3 V apart, even on a
transient basis.
13
DB8/HBEN
Data Bit 8/High Byte Enable. When W/B is high, this pin acts as Data Bit 8, a three-state I/O pin that is controlled
by CS, RD, and WR. When W/B is low, this pin acts as the high byte enable pin. When HBEN is low, the low byte
of data written to or read from the AD7933/AD7934 is on DB0 to DB7. When HBEN is high, the top four bits of
the data being written to or read from the AD7933/AD7934 are on DB0 to DB3 When reading from the device,
DB4 of the high byte is always 0 and DB5 and DB6 will contain the ID of the channel for which the conversion
result corresponds (see Channel Address Bits in Table 9). When writing to the device, DB4 to DB7 of the high
byte must be all 0s. Note that when reading from the AD7933, the two LSBs in the low byte are 0s and the
remaining 6 bits, conversion data.
14 to 16
DB9 to DB11
Data Bits 9 to 11. Three-state parallel digital I/O pins that provide the conversion result and also allow the
control register to be programmed in word mode. These pins are controlled by CS, RD, and WR. The logic
high/low voltage levels for these pins are determined by the VDRIVE input.
17
BUSY
Busy Output. Logic output indicating the status of the conversion. The BUSY output goes high following the
falling edge of CONVST and stays high for the duration of the conversion. Once the conversion is complete and
the result is available in the output register, the BUSY output will go low. The track-and-hold returns to track
mode just prior to the falling edge of BUSY, and the acquisition time for the part begins when BUSY goes low.
18
CLKIN
Master Clock Input. The clock source for the conversion process is applied to this pin. Conversion time for the
AD7933/AD7934 takes 13.5 clock cycles. The frequency of the master clock input therefore determines the
conversion time and achievable throughput rate.
19
CONVST
Conversion Start Input. A falling edge on CONVST is used to initiate a conversion. The track-and-hold goes from
track to hold mode on the falling edge of CONVST and the conversion process is initiated at this point.
Following power-down, when operating in the auto shutdown or auto standby mode, a rising edge on
CONVST is used to power up the device.
Rev. PrG | Page 9 of 32


类似零件编号 - AD7933BRU

制造商部件名数据表功能描述
logo
Analog Devices
AD7933BRU AD-AD7933BRU Datasheet
768Kb / 32P
   4-Channel, 1.5 MSPS, 10-Bit and 12-Bit Parallel ADCs with a Sequencer
REV. B
AD7933BRU-REEL AD-AD7933BRU-REEL Datasheet
768Kb / 32P
   4-Channel, 1.5 MSPS, 10-Bit and 12-Bit Parallel ADCs with a Sequencer
REV. B
AD7933BRU-REEL7 AD-AD7933BRU-REEL7 Datasheet
768Kb / 32P
   4-Channel, 1.5 MSPS, 10-Bit and 12-Bit Parallel ADCs with a Sequencer
REV. B
AD7933BRUZ AD-AD7933BRUZ Datasheet
768Kb / 32P
   4-Channel, 1.5 MSPS, 10-Bit and 12-Bit Parallel ADCs with a Sequencer
REV. B
AD7933BRUZ-REEL7 AD-AD7933BRUZ-REEL7 Datasheet
768Kb / 32P
   4-Channel, 1.5 MSPS, 10-Bit and 12-Bit Parallel ADCs with a Sequencer
REV. B
More results

类似说明 - AD7933BRU

制造商部件名数据表功能描述
logo
Analog Devices
AD7934 AD-AD7934_15 Datasheet
768Kb / 32P
   4-Channel, 1.5 MSPS, 10-Bit and 12-Bit Parallel ADCs with a Sequencer
REV. B
AD7934BRUZ-REEL7 AD-AD7934BRUZ-REEL7 Datasheet
768Kb / 32P
   4-Channel, 1.5 MSPS, 10-Bit and 12-Bit Parallel ADCs with a Sequencer
REV. B
AD7933 AD-AD7933_15 Datasheet
768Kb / 32P
   4-Channel, 1.5 MSPS, 10-Bit and 12-Bit Parallel ADCs with a Sequencer
REV. B
AD7938 AD-AD7938 Datasheet
1Mb / 32P
   8-Channel, 1.5 MSPS, 12-Bit and 10-Bit Parallel ADCs with a Sequencer
Rev.PrN
AD7938 AD-AD7938_15 Datasheet
561Kb / 36P
   8-Channel, 1.5 MSPS, 12-Bit and 10-Bit Parallel ADCs with a Sequencer
REV. C
AD7938BSUZ AD-AD7938BSUZ Datasheet
561Kb / 36P
   8-Channel, 1.5 MSPS, 12-Bit and 10-Bit Parallel ADCs with a Sequencer
REV. C
AD7938 AD-AD7938_17 Datasheet
629Kb / 36P
   8-Channel, 1.5 MSPS, 12-Bit and 10-Bit Parallel ADCs with a Sequencer
AD7939 AD-AD7939_15 Datasheet
561Kb / 36P
   8-Channel, 1.5 MSPS, 12-Bit and 10-Bit Parallel ADCs with a Sequencer
REV. C
AD7470 AD-AD7470_15 Datasheet
529Kb / 21P
   1.75 MSPS, 4 mW 10-Bit/12-Bit Parallel ADCs
REV. B
AD7470 AD-AD7470_03 Datasheet
325Kb / 20P
   1.75 MSPS, 4 mW 10-Bit/12-Bit Parallel ADCs
REV. B
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com