数据搜索系统,热门电子元器件搜索 |
|
EP1S30B1508I7ES 数据表(PDF) 57 Page - Altera Corporation |
|
EP1S30B1508I7ES 数据表(HTML) 57 Page - Altera Corporation |
57 / 290 page Altera Corporation 2–33 July 2005 Stratix Device Handbook, Volume 1 Stratix Architecture Figure 2–17. M4K RAM Block Control Signals Figure 2–18. M4K RAM Block LAB Row Interface clocken_a renwe_a clock_a alcr_a alcr_b renwe_b Dedicated Row LAB Clocks Local Interconnect Local Interconnect Local Interconnect Local Interconnect Local Interconnect clocken_b clock_b 8 Local Interconnect Local Interconnect Local Interconnect Local Interconnect Local Interconnect dataout M4K RAM Block datain address 10 Direct link interconnect from adjacent LAB Direct link interconnect to adjacent LAB Direct link interconnect from adjacent LAB Direct link interconnect to adjacent LAB M4K RAM Block Local Interconnect Region C4 and C8 Interconnects R4 and R8 Interconnects LAB Row Clocks Clocks Byte enable Control Signals 8 |
类似零件编号 - EP1S30B1508I7ES |
|
类似说明 - EP1S30B1508I7ES |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |