数据搜索系统,热门电子元器件搜索 |
|
EP1S30F1508I5ES 数据表(PDF) 59 Page - Altera Corporation |
|
EP1S30F1508I5ES 数据表(HTML) 59 Page - Altera Corporation |
59 / 290 page Altera Corporation 2–35 July 2005 Stratix Device Handbook, Volume 1 Stratix Architecture The read and write operation of the memory is controlled by the WREN signal, which sets the ports into either read or write modes. There is no separate read enable (RE) signal. Writing into RAM is controlled by both the WREN and byte enable (byteena) signals for each port. The default value for the byteena signal is high, in which case writing is controlled only by the WREN signal. The byte enables are available for the ×18, ×36, and ×72 modes. In the ×144 simple dual-port mode, the two sets of byteena signals (byteena_a and byteena_b) are combined to form the necessary 16 byte enables. Tables 2–10 and 2–11 summarize the byte selection. Table 2–9. M-RAM Block Configurations (True Dual-Port) Port A Port B 64K × 932K × 18 16K × 36 8K × 72 64K × 9 vvv v 32K × 18 vvv v 16K × 36 vvv v 8K × 72 vvv v Table 2–10. Byte Enable for M-RAM Blocks Notes (1), (2) byteena[3..0] datain ×18 datain ×36 datain ×72 [0] = 1 [8..0] [8..0] [8..0] [1] = 1 [17..9] [17..9] [17..9] [2] = 1 – [26..18] [26..18] [3] = 1 – [35..27] [35..27] [4] = 1 – – [44..36] [5] = 1 – – [53..45] [6] = 1 – – [62..54] [7] = 1 – – [71..63] |
类似零件编号 - EP1S30F1508I5ES |
|
类似说明 - EP1S30F1508I5ES |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |