数据搜索系统,热门电子元器件搜索
  Chinese▼

Delete All
ON OFF
ALLDATASHEETCN.COM

X  

预览 PDF Download HTML

82845MP Datasheet(数据表) 5 Page - Intel Corporation

部件型号  82845MP
说明  Intel 845 Family Chipset-Mobile 82845MP/82845MZ Chipset Memory Controller Hub Mobile (MCH-M)
下载  157 Pages
Scroll/Zoom Zoom In 100% Zoom Out
制造商  INTEL [Intel Corporation]
网页  http://www.intel.com
标志 

82845MP Datasheet(HTML) 5 Page - Intel Corporation

 
Zoom Inzoom in Zoom Outzoom out
 5 page
background image
Intel
® 82845MP/82845MZ Chipset-Mobile (MCH-M)
250687-002
Datasheet
5
R
3.8.17.
MBASE1 – Memory Base Address Register – Device #1 ........................... 96
3.8.18.
MLIMIT1 – Memory Limit Address Register – Device #1............................ 97
3.8.19.
PMBASE1 – Prefetchable Memory Base Address Register – Device #1 ... 98
3.8.20.
PMLIMIT1 – Prefetchable Memory Limit Address Register – Device #1 .... 99
3.8.21.
BCTRL1 – PCI-PCI Bridge Control Register – Device #1......................... 100
3.8.22.
ERRCMD1 – Error Command Register – Device #1 ................................ 101
3.8.23.
DWTMC – DRAM Write Thermal Management Control ........................... 102
3.8.24.
DRTMC – DRAM Read Thermal Management Control ............................ 104
4.
System Address Map ............................................................................................................... 105
4.1.
Memory Address Ranges............................................................................................ 105
4.1.1.
VGA and MDA Memory Space.................................................................. 106
4.1.2.
PAM Memory Spaces................................................................................ 107
4.1.3.
ISA Hole Memory Space ........................................................................... 108
4.1.4.
TSEG SMM Memory Space ...................................................................... 108
4.1.5.
System Bus Interrupt APIC Memory Space .............................................. 109
4.1.6.
High SMM Memory Space ........................................................................ 109
4.1.7.
AGP Aperture Space (Device #0 BAR) ..................................................... 109
4.1.8.
AGP Memory and Prefetchable Memory................................................... 109
4.1.9.
Hub Interface A Subtractive Decode......................................................... 110
4.2.
AGP Memory Address Ranges ................................................................................... 110
4.2.1.
AGP DRAM Graphics Aperture................................................................. 110
4.3.
System Management Mode (SMM) Memory Range ................................................... 111
4.3.1.
SMM Space Definition............................................................................... 111
4.3.2.
SMM Space Restrictions ........................................................................... 112
4.4.
I/O Address Space ...................................................................................................... 112
4.5.
MCH-M Decode Rules and Cross-Bridge Address Mapping ...................................... 112
4.5.1.
Decode Rules for the Hub Interface A ...................................................... 112
4.5.2.
AGP Interface Decode Rules .................................................................... 113
5.
Functional Description.............................................................................................................. 114
5.1.
Host Interface Overview .............................................................................................. 114
5.1.1.
Dynamic Bus Inversion.............................................................................. 114
5.1.2.
System Bus Interrupt Delivery................................................................... 114
5.1.3.
Upstream Interrupt Messages................................................................... 115
5.2.
System Memory Interface ........................................................................................... 115
5.2.1.
DDR Interface Overview............................................................................ 115
5.2.2.
Memory Organization and Configuration................................................... 116
5.2.2.1.
Configuration Mechanism for SO-DIMMs..................................... 116
5.2.2.1.1.
Memory Detection and Initialization............................ 116
5.2.2.1.2.
SMBus Configuration and Access of the Serial
Presence Detect Ports................................................ 116
5.2.2.1.3.
Memory Register Programming ................................. 116
5.2.3.
DRAM Performance Description ............................................................... 117
5.2.3.1.
Data Integrity (ECC) ..................................................................... 117
5.3.
AGP Interface Overview.............................................................................................. 117
5.3.1.
AGP Target Operations............................................................................. 118
5.3.2.
AGP Transaction Ordering........................................................................ 119
5.3.3.
AGP Signal Levels .................................................................................... 119
5.3.4.
4x AGP Protocol........................................................................................ 119
5.3.5.
Fast Writes ................................................................................................ 119
5.3.6.
AGP FRAME# Transactions on AGP........................................................ 120




HTML 页

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79  80  81  82  83  84  85  86  87  88  89  90  91  92  93  94  95  96  97  98  99  100   ...More


数据表 下载




链接网址


Privacy Policy
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ]  

关于 Alldatasheet    |   广告服务   |   联系我们   |   隐私政策   |   书签   |   链接交换   |   制造商名单
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  , Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp  |   Russian : Alldatasheetru.com
Korean : Alldatasheet.co.kr   |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com  |   Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl