数据搜索系统,热门电子元器件搜索 |
|
XRT75VL00D 数据表(PDF) 2 Page - Exar Corporation |
|
XRT75VL00D 数据表(HTML) 2 Page - Exar Corporation |
2 / 92 page XRT75VL00D E3/DS3/STS-1 LINE INTERFACE UNIT WITH SONET DESYNCHRONIZER REV. 1.0.3 2 TRANSMIT INTERFACE CHARACTERISTICS • Accepts either Single-Rail or Dual-Rail data from Terminal Equipment and generates a bipolar signal to the line • Integrated Pulse Shaping Circuit. • Built-in B3ZS/HDB3 Encoder (which can be disabled). • Accepts Transmit Clock with duty cycle of 30%-70%. • Generates pulses that comply with the ITU-T G.703 pulse template for E3 applications. • Generates pulses that comply with the DSX-3 pulse template, as specified in Bellcore GR-499-CORE and ANSI T1.102_1993. • Generates pulses that comply with the STSX-1 pulse template, as specified in Bellcore GR-253-CORE. • Transmitter can be turned off in order to support redundancy designs. RECEIVE INTERFACE CHARACTERISTICS • Integrated Adaptive Receive Equalization for optimal Clock and Data Recovery. • Declares and Clears the LOS defect per ITU-T G.775 requirements for E3 and DS3 applications. • Meets Jitter Tolerance Requirements, as specified in ITU-T G.823_1993 for E3 Applications. • Meets Jitter Tolerance Requirements, as specified in Bellcore GR-499-CORE for DS3 Applications. • Declares Loss of Signal (LOS) and Loss of Lock (LOL) Alarms. • Built-in B3ZS/HDB3 Decoder (which can be disabled). • Recovered Data can be muted while the LOS Condition is declared. FIGURE 1. BLOCK DIAGRAM OF THE XRT 75VL00D HOST/HW STS-1/DS3 E3 REQEN RTIP RRING SR/DR XRT75L03 RLB RLOS JATx/Rx TPData TNData TxClk TAOS TxLEV TxON Note: Serial Processor Interface input pins are shared by in "Host" Mode and redefined in the "Hardware" Mode. Device Monitor MTIP MRING DMO Timing Control TTIP TRING Tx Pulse Shaping HDB3/ B3ZS Encoder RLOL RxON RxClkINV RxClk RPOS RNEG/ LCV Tx Control Jitter Attenuator MUX Line Driver LLB Invert Remote LoopBack HDB3/ B3ZS Decoder MUX AGC/ Equalizer Peak Detector LOS Detector Slicer Jitter Attenuator Serial Processor Interface Local LoopBack Clock & Data Recovery Clock Synthesizer ExClk/12M RESET CS SClk INT SDO SDI CLK_OUT |
类似零件编号 - XRT75VL00D |
|
类似说明 - XRT75VL00D |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |