数据搜索系统,热门电子元器件搜索 |
|
HCPL-2300-XXXE 数据表(PDF) 7 Page - Agilent(Hewlett-Packard) |
|
HCPL-2300-XXXE 数据表(HTML) 7 Page - Agilent(Hewlett-Packard) |
7 / 12 page 7 Notes: 1. Bypassing the power supply line is required with a 0.1 µF ceramic disc capacitor adjacent to each optocoupler as illustrated in Figure 19. The power supply bus for the optocoupler(s) should be separate from the bus for any active loads, otherwise a larger value of bypass capacitor (up to 0.5 µF) may be needed to suppress regenerative feedback via the power supply. 2. Peaking circuits may produce transient input currents up to 100 mA, 500 ns maximum pulse width, provided average current does not exceed 5 mA. Package Characteristics For -40 °C ≤ TA ≤ 85°C, unless otherwise specified. All typicals at TA = 25°C. Parameter Symbol Min. Typ. Max. Units Test Conditions Fig. Notes Input-Output Momentary VISO 3750 V rms RH ≤ 50%, t = 1 min, 3, 9 Withstand Voltage* TA = 25°C Resistance, Input-Output RI-O 1012 Ω VI-O = 500 V 3 Capacitance, Input-Output CI-O 0.6 pF f = 1 MHz 3 *The Input-Output Momentary Withstand Voltage is a dielectric voltage rating that should not be interpreted as an input-output continuous voltage rating. For the continuous voltage rating refer to the IEC/EN/DIN EN 60747-5-2 Insulation Characteristics Table (if applicable), your equipment level safety specification, or Agilent Application Note 1074, “Optocoupler Input-Output Endurance Voltage.” 7. CML is the maximum tolerable rate of fall of the common mode voltage to assure that the output will remain in a low logic state (i.e., VOUT < 0.8 V). 8. CP is the peaking capacitance. Refer to test circuit in Figure 8. 9. In accordance with UL 1577, each optocoupler is momentary withstand proof tested by applying an insulation test voltage ≥ 4500 Vrms for 1 second (leakage detection current limit, II-O ≤ 5 µA). This test is performed before the 100% production test for partial discharge (Method b) shown in the IEC/EN/DIN EN 60747-5-2 Insulation Characteristics Table, if applicable. 3. Device considered a two terminal device: pins 1, 2, 3, and 4 shorted together, and pins 5, 6, 7, and 8 shorted together. 4. The tPLH propagation delay is measured from the 50% point on the trailing edge of the input pulse to the 1.5 V point on the trailing edge of the output pulse. 5. The tPHL propagation delay is measured from the 50% point on the leading edge of the input pulse to the 1.5 V point on the leading edge of the output pulse. 6. CMH is the maximum tolerable rate of rise of the common mode voltage to assure that the output will remain in a high logic state (i.e., VOUT > 2.0 V). Figure 3. Typical Output Voltage vs. Forward Input Current vs. Temperature. Figure 2. Typical Input Diode Forward Characteristics. Figure 4. Typical Logic High Output Current vs. Temperature. |
类似零件编号 - HCPL-2300-XXXE |
|
类似说明 - HCPL-2300-XXXE |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |