数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

UPD45128163-T 数据表(PDF) 19 Page - Elpida Memory

部件名 UPD45128163-T
功能描述  128M-bit Synchronous DRAM 4-bank, LVTTL WTR (Wide Temperature Range)
Download  86 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ELPIDA [Elpida Memory]
网页  http://www.elpida.com/en
标志 ELPIDA - Elpida Memory

UPD45128163-T 数据表(HTML) 19 Page - Elpida Memory

Back Button UPD45128163-T Datasheet HTML 15Page - Elpida Memory UPD45128163-T Datasheet HTML 16Page - Elpida Memory UPD45128163-T Datasheet HTML 17Page - Elpida Memory UPD45128163-T Datasheet HTML 18Page - Elpida Memory UPD45128163-T Datasheet HTML 19Page - Elpida Memory UPD45128163-T Datasheet HTML 20Page - Elpida Memory UPD45128163-T Datasheet HTML 21Page - Elpida Memory UPD45128163-T Datasheet HTML 22Page - Elpida Memory UPD45128163-T Datasheet HTML 23Page - Elpida Memory Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 86 page
background image
Data Sheet E0348N10 (Ver. 1.0)
19
µµµµPD45128163-T
6. Programming the Mode Register
The mode register is programmed by the Mode register set command using address bits A11 through A0, BA0(A13)
and BA1(A12) as data inputs. The register retains data until it is reprogrammed or the device loses power.
The mode register has four fields;
Options
: A11 through A7, BA0(A13), BA1(A12)
/CAS latency : A6 through A4
Wrap type
: A3
Burst length
: A2 through A0
Following mode register programming, no command can be issued before at least 2 CLK have elapsed.
/CAS Latency
/CAS latency is the most critical of the parameters being set. It tells the device how many clocks must elapse
before the data will be available.
The value is determined by the frequency of the clock and the speed grade of the device. 13.3 Relationship
between Frequency and Latency shows the relationship of /CAS latency to the clock period and the speed grade of
the device.
Burst Length
Burst Length is the number of words that will be output or input in a read or write cycle. After a read burst is
completed, the output bus will become Hi-Z.
The burst length is programmable as 1, 2, 4, 8 or full page.
Wrap Type (Burst Sequence)
The wrap type specifies the order in which the burst data will be addressed. This order is programmable as either
“Sequential” or “Interleave”. The method chosen will depend on the type of CPU in the system.
Some microprocessor cache systems are optimized for sequential addressing and others for interleaved
addressing. 7.1 Burst Length and Sequence shows the addressing sequence for each burst length using them.
Both sequences support bursts of 1, 2, 4 and 8. Additionally, sequence supports the full page length.


类似零件编号 - UPD45128163-T

制造商部件名数据表功能描述
logo
Elpida Memory
UPD45128163-A75L ELPIDA-UPD45128163-A75L Datasheet
821Kb / 86P
   128M-bit Synchronous DRAM 4-bank, LVTTL
UPD45128163-E ELPIDA-UPD45128163-E Datasheet
932Kb / 86P
   128M-bit Synchronous DRAM 4-bank, LVTTL
UPD45128163-I ELPIDA-UPD45128163-I Datasheet
785Kb / 86P
   128M-bit Synchronous DRAM 4-bank, LVTTL WTR (Wide Temperature Range)
UPD45128163-I-E ELPIDA-UPD45128163-I-E Datasheet
962Kb / 86P
   128M-bit Synchronous DRAM 4-bank, LVTTL WTR (Wide Temperature Range)
More results

类似说明 - UPD45128163-T

制造商部件名数据表功能描述
logo
Elpida Memory
PD45128441-T ELPIDA-PD45128441-T Datasheet
713Kb / 89P
   128M-bit Synchronous DRAM 4-bank, LVTTL WTR (Wide Temperature Range)
UPD45128163-I ELPIDA-UPD45128163-I Datasheet
785Kb / 86P
   128M-bit Synchronous DRAM 4-bank, LVTTL WTR (Wide Temperature Range)
PD45128441-I ELPIDA-PD45128441-I Datasheet
710Kb / 89P
   128M-bit Synchronous DRAM 4-bank, LVTTL WTR (Wide Temperature Range)
PD45128163-SU ELPIDA-PD45128163-SU Datasheet
701Kb / 87P
   128M-bit Synchronous DRAM 4-bank, LVTTL WTR (Wide Temperature Range)
UPD45128163-I-E ELPIDA-UPD45128163-I-E Datasheet
962Kb / 86P
   128M-bit Synchronous DRAM 4-bank, LVTTL WTR (Wide Temperature Range)
logo
NEC
UPD45128441 NEC-UPD45128441 Datasheet
1Mb / 92P
   128M-bit Synchronous DRAM 4-bank, LVTTL
logo
Elpida Memory
UPD45128163-E ELPIDA-UPD45128163-E Datasheet
932Kb / 86P
   128M-bit Synchronous DRAM 4-bank, LVTTL
UPD45128163-A75L ELPIDA-UPD45128163-A75L Datasheet
821Kb / 86P
   128M-bit Synchronous DRAM 4-bank, LVTTL
logo
NEC
UPD4564323 NEC-UPD4564323 Datasheet
1Mb / 84P
   64M-bit Synchronous DRAM 4-bank, LVTTL
logo
Elpida Memory
UPD4564163 ELPIDA-UPD4564163 Datasheet
919Kb / 85P
   64M-bit Synchronous DRAM 4-bank, LVTTL
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com