![]() |
数据搜索系统,热门电子元器件搜索 |
|
EBE51RD8AEFA Datasheet(数据表) 4 Page - Elpida Memory |
|
EBE51RD8AEFA Datasheet(HTML) 4 Page - Elpida Memory |
4 page ![]() EBE51RD8AEFA Data Sheet E0645E30 (Ver. 3.0) 4 Pin Description Pin name Function A0 to A13 Address input Row address A0 to A13 Column address A0 to A9 A10 (AP) Auto precharge BA0, BA1 Bank select address DQ0 to DQ63 Data input/output CB0 to CB7 Check bit (Data input/output) /RAS Row address strobe command /CAS Column address strobe command /WE Write enable /CS0 Chip select CKE0 Clock enable CK0 Clock input /CK0 Differential clock input DQS0 to DQS17, /DQS0 to /DQS17 Input and output data strobe DM0 to DM8 Input mask SCL Clock input for serial PD SDA Data input/output for serial PD SA0 to SA2 Serial address input VDD Power for internal circuit VDDSPD Power for serial EEPROM VREF Input reference voltage VSS Ground ODT0 ODT control /RESET Reset pin (forces register and PLL inputs low) * 1 NC No connection NU Not usable Note: 1. Reset pin is connected to both OE of PLL and reset to register. |