数据搜索系统,热门电子元器件搜索
  Chinese▼

Delete All
ON OFF
ALLDATASHEETCN.COM

X  

预览 PDF Download HTML

EBE51RD8ABFA Datasheet(数据表) 10 Page - Elpida Memory

部件型号  EBE51RD8ABFA
说明  512MB Registered DDR2 SDRAM DIMM (64M words x 72 bits, 1 Rank)
下载  22 Pages
Scroll/Zoom Zoom In 100% Zoom Out
制造商  ELPIDA [Elpida Memory]
网页  http://www.elpida.com/en
标志 ELPIDA - Elpida Memory

EBE51RD8ABFA Datasheet(HTML) 10 Page - Elpida Memory

Back Button EBE51RD8ABFA 数据表 HTML 6Page - Elpida Memory EBE51RD8ABFA 数据表 HTML 7Page - Elpida Memory EBE51RD8ABFA 数据表 HTML 8Page - Elpida Memory EBE51RD8ABFA 数据表 HTML 9Page - Elpida Memory EBE51RD8ABFA 数据表 HTML 10Page - Elpida Memory EBE51RD8ABFA 数据表 HTML 11Page - Elpida Memory EBE51RD8ABFA 数据表 HTML 12Page - Elpida Memory EBE51RD8ABFA 数据表 HTML 13Page - Elpida Memory EBE51RD8ABFA 数据表 HTML 14Page - Elpida Memory Next Button
Zoom Inzoom in Zoom Outzoom out
 10 page
background image
EBE51RD8ABFA
Data Sheet E0402E40 (Ver. 4.0)
10
Electrical Specifications
• All voltages are referenced to VSS (GND).
Absolute Maximum Ratings
Parameter
Symbol
Value
Unit
Note
Voltage on any pin relative to VSS
VT
–0.5 to +2.3
V
Supply voltage relative to VSS
VDD
–0.5 to +2.3
V
Short circuit output current
IOS
50
mA
Power dissipation
PD
9
W
Operating case temperature
TC
0 to +85
°C
1
Storage temperature
Tstg
–55 to +100
°C
Note: 1. DDR2 SDRAM component specification.
Caution
Exposing the device to stress above those listed in Absolute Maximum Ratings could cause
permanent damage. The device is not meant to be operated under conditions outside the limits
described in the operational section of this specification. Exposure to Absolute Maximum Rating
conditions for extended periods may affect device reliability.
DC Operating Conditions (TC = 0 to +85°C) (DDR2 SDRAM Component Specification)
Parameter
Symbol
min.
typ.
max.
Unit
Notes
Supply voltage
VDD, VDDQ
1.7
1.8
1.9
V
4
VSS
0
0
0
V
VDDSPD
1.7
3.6
V
Input reference voltage
VREF
0.49
× VDDQ
0.50
× VDDQ 0.51 × VDDQ
V
1, 2
Termination voltage
VTT
VREF
− 0.04
VREF
VREF + 0.04
V
3
DC input logic high
VIH (DC)
VREF + 0.125
VDDQ + 0.3V
V
DC input low
VIL (DC)
−0.3
VREF – 0.125
V
AC input logic high
VIH (AC)
VREF + 0.250
V
AC input low
VIL (AC)
VREF
− 0.250
V
Notes: 1. The value of VREF may be selected by the user to provide optimum noise margin in the system. Typically
the value of VREF is expected to be about 0.5
× VDDQ of the transmitting device and VREF are expected
to track variations in VDDQ.
2. Peak to peak AC noise on VREF may not exceed
±2% VREF (DC).
3. VTT of transmitting device must track VREF of receiving device.
4. VDDQ must be equal to VDD.




HTML 页

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22 


数据表 下载

Go To PDF Page


链接网址


Privacy Policy
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ]  

关于 Alldatasheet    |   广告服务   |   联系我们   |   隐私政策   |   书签   |   链接交换   |   制造商名单
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  , Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp  |   Russian : Alldatasheetru.com
Korean : Alldatasheet.co.kr   |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com  |   Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl