数据搜索系统,热门电子元器件搜索
  Chinese▼

Delete All
ON OFF
ALLDATASHEETCN.COM

X  

预览 PDF Download HTML

EBE51ED8AEFA-6 Datasheet(数据表) 17 Page - Elpida Memory

部件型号  EBE51ED8AEFA-6
说明  512MB Unbuffered DDR2 SDRAM DIMM (64M words x 72 bits, 1 Rank)
下载  22 Pages
Scroll/Zoom Zoom In 100% Zoom Out
制造商  ELPIDA [Elpida Memory]
网页  http://www.elpida.com/en
标志 ELPIDA - Elpida Memory

EBE51ED8AEFA-6 Datasheet(HTML) 17 Page - Elpida Memory

Back Button EBE51ED8AEFA-6 数据表 HTML 13Page - Elpida Memory EBE51ED8AEFA-6 数据表 HTML 14Page - Elpida Memory EBE51ED8AEFA-6 数据表 HTML 15Page - Elpida Memory EBE51ED8AEFA-6 数据表 HTML 16Page - Elpida Memory EBE51ED8AEFA-6 数据表 HTML 17Page - Elpida Memory EBE51ED8AEFA-6 数据表 HTML 18Page - Elpida Memory EBE51ED8AEFA-6 数据表 HTML 19Page - Elpida Memory EBE51ED8AEFA-6 数据表 HTML 20Page - Elpida Memory EBE51ED8AEFA-6 数据表 HTML 21Page - Elpida Memory Next Button
Zoom Inzoom in Zoom Outzoom out
 17 page
background image
EBE51ED8AEFA-6
Data Sheet E0724E10 (Ver. 1.0)
17
ODT AC Electrical Characteristics (DDR2 SDRAM Component Specification)
Parameter
Symbol
min.
max.
Unit
Notes
ODT turn-on delay
tAOND
2
2
tCK
ODT turn-on
tAON
tAC(min)
tAC(max)
+ 700
ps
1
ODT turn-on (power down mode)
tAONPD
tAC(min)
+ 2000
2tCK
+ tAC(max) + 1000
ps
ODT turn-off delay
tAOFD
2.5
2.5
tCK
ODT turn-off
tAOF
tAC(min)
tAC(max)
+ 600
ps
2
ODT turn-off (power down mode)
tAOFPD
tAC(min)
+ 2000
2.5tCK
+ tAC(max) + 1000
ps
ODT to power down entry latency
tANPD
3
3
tCK
ODT power down exit latency
tAXPD
8
8
tCK
Notes: 1. ODT turn on time min is when the device leaves high impedance and ODT resistance begins to turn on.
ODT turn on time max is when the ODT resistance is fully on. Both are measured from tAOND.
2. ODT turn off time min is when the device starts to turn off ODT resistance.
ODT turn off time max is when the bus is in high impedance. Both are measured from tAOFD.
AC Input Test Conditions
Parameter
Symbol
Value
Unit
Notes
Input reference voltage
VREF
0.5
× VDDQ
V
1
Input signal maximum peak to peak swing
VSWING(max.)
1.0
V
1
Input signal maximum slew rate
SLEW
1.0
V/ns
2, 3
Notes: 1. Input waveform timing is referenced to the input signal crossing through the VREF level applied to the
device under test.
2. The input signal minimum slew rate is to be maintained over the range from VIL(DC) (max.) to VIH(AC)
(min.) for rising edges and the range from VIH(DC) (min.) to VIL(AC) (max.) for falling edges as shown in
the below figure.
3. AC timings are referenced with input waveforms switching from VIL(AC) to VIH(AC) on the positive
transitions and VIH(AC) to VIL(AC) on the negative transitions.
VSWING(max.)
∆TR
∆TF
Start of falling edge input timing
Start of rising edge input timing
VIH (DC)(min.)
VIL (AC)(max.)
∆TF
Falling slew =
VDDQ
VIH (AC)(min.)
VIH (DC)(min.)
VIL (DC)(max.)
VIL (AC)(max.)
VSS
VREF
VIH (AC) min.
VIL (DC)(max.)
∆TR
Rising slew =
AC Input Test Signal Wave forms
VTT
Measurement point
DQ
RT =25
Output Load




HTML 页

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22 


数据表 下载

Go To PDF Page


链接网址


Privacy Policy
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ]  

关于 Alldatasheet    |   广告服务   |   联系我们   |   隐私政策   |   书签   |   链接交换   |   制造商名单
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  , Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp  |   Russian : Alldatasheetru.com
Korean : Alldatasheet.co.kr   |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com  |   Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl