数据搜索系统,热门电子元器件搜索
  Chinese▼

Delete All
ON OFF
ALLDATASHEETCN.COM

X  

预览 PDF Download HTML

EBD51RC4AKFA Datasheet(数据表) 5 Page - Elpida Memory

部件型号  EBD51RC4AKFA
说明  512MB Registered DDR SDRAM DIMM (64M words X 72 bits, 1 Rank)
下载  19 Pages
Scroll/Zoom Zoom In 100% Zoom Out
制造商  ELPIDA [Elpida Memory]
网页  http://www.elpida.com/en
标志 ELPIDA - Elpida Memory

EBD51RC4AKFA Datasheet(HTML) 5 Page - Elpida Memory

  EBD51RC4AKFA 数据表 HTML 1Page - Elpida Memory EBD51RC4AKFA 数据表 HTML 2Page - Elpida Memory EBD51RC4AKFA 数据表 HTML 3Page - Elpida Memory EBD51RC4AKFA 数据表 HTML 4Page - Elpida Memory EBD51RC4AKFA 数据表 HTML 5Page - Elpida Memory EBD51RC4AKFA 数据表 HTML 6Page - Elpida Memory EBD51RC4AKFA 数据表 HTML 7Page - Elpida Memory EBD51RC4AKFA 数据表 HTML 8Page - Elpida Memory EBD51RC4AKFA 数据表 HTML 9Page - Elpida Memory Next Button
Zoom Inzoom in Zoom Outzoom out
 5 page
background image
EBD51RC4AKFA
Data Sheet E0377E20 (Ver. 2.0)
5
Serial PD Matrix*
1
Byte No.
Function described
Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 Hex value
Comments
0
Number of bytes utilized by module
manufacturer
1
0
0
0
0
0
0
0
80H
128
1
Total number of bytes in serial PD
device
0
0
0
0
1
0
0
0
08H
256 byte
2
Memory type
0
0
0
0
0
1
1
1
07H
SDRAM DDR
3
Number of row address
0
0
0
0
1
1
0
1
0DH
13
4
Number of column address
0
0
0
0
1
0
1
1
0BH
11
5
Number of DIMM ranks
0
0
0
0
0
0
0
1
01H
1
6
Module data width
0
1
0
0
1
0
0
0
48H
72 bits
7
Module data width continuation
0
0
0
0
0
0
0
0
00H
0 (+)
8
Voltage interface level of this assembly 0
0
0
0
0
1
0
0
04H
SSTL 2.5V
9
DDR SDRAM cycle time, CL = X
-6B
0
1
1
0
0
0
0
0
60H
CL = 2.5*
3
-7A, -7B
0
1
1
1
0
1
0
1
75H
10
SDRAM access from clock (tAC)
-6B
0
1
1
1
0
0
0
0
70H
0.70ns*
3
-7A, -7B
0
1
1
1
0
1
0
1
75H
0.75ns*
3
11
DIMM configuration type
0
0
0
0
0
0
1
0
02H
ECC
12
Refresh rate/type
1
0
0
0
0
0
1
0
82H
7.8 µs
Self refresh
13
Primary SDRAM width
0
0
0
0
0
1
0
0
04H
× 4
14
Error checking SDRAM width
0
0
0
0
0
1
0
0
04H
× 4
15
SDRAM device attributes:
Minimum clock delay back-to-back
column access
0
0
0
0
0
0
0
1
01H
1 CLK
16
SDRAM device attributes:
Burst length supported
0
0
0
0
1
1
1
0
0EH
2, 4, 8
17
SDRAM device attributes: Number of
banks on SDRAM device
0
0
0
0
0
1
0
0
04H
4
18
SDRAM device attributes:
/CAS latency
0
0
0
0
1
1
0
0
0CH
2, 2.5
19
SDRAM device attributes:
/CS latency
0
0
0
0
0
0
0
1
01H
0
20
SDRAM device attributes:
/WE latency
0
0
0
0
0
0
1
0
02H
1
21
SDRAM module attributes
0
0
1
0
0
1
1
0
26H
Registered
22
SDRAM device attributes: General
1
1
0
0
0
0
0
0
C0H
± 0.2V
Minimum clock cycle time at CLX - 0.5
-6B, -7A
0
1
1
1
0
1
0
1
75H
23
-7B
1
0
1
0
0
0
0
0
A0H
CL = 2*
3
24
Maximum data access time (tAC) from
clock at CLX - 0.5
-6B
0
1
1
1
0
0
0
0
70H
0.70ns*
3
-7A, -7B
0
1
1
1
0
1
0
1
75H
0.75ns*
3
25
Minimum clock cycle time at CLX - 1
0
0
0
0
0
0
0
0
00H
26
Maximum data access time (tAC) from
clock at CLX - 1
0
0
0
0
0
0
0
0
00H
27
Minimum row precharge time (tRP)
-6B
0
1
0
0
1
0
0
0
48H
18ns
-7A, -7B
0
1
0
1
0
0
0
0
50H
20ns




HTML 页

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19 


数据表 下载

Go To PDF Page


链接网址


Privacy Policy
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ]  

关于 Alldatasheet    |   广告服务   |   联系我们   |   隐私政策   |   书签   |   链接交换   |   制造商名单
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  , Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp  |   Russian : Alldatasheetru.com
Korean : Alldatasheet.co.kr   |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com  |   Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl