数据搜索系统,热门电子元器件搜索
  Chinese▼

Delete All
ON OFF
ALLDATASHEETCN.COM

X  

预览 PDF Download HTML

DLPC900_V01 Datasheet(数据表) 37 Page - Texas Instruments

部件型号  DLPC900
说明  DLPC900 Digital Controller for Advanced Light Control
下载  83 Pages
Scroll/Zoom Zoom In 100% Zoom Out
制造商  TI1 [Texas Instruments]
网页  http://www.ti.com
标志 

DLPC900 Datasheet(HTML) 37 Page - Texas Instruments

Zoom Inzoom in Zoom Outzoom out
 37 page
background image
tc
tw(H)
DCKA
DCKB
(output)
Valid
SCA, DDA(15:0)
SCB, DDB(15:0)
(outputs)
50%
20%
50%
50%
tw(L)
tt
th
Valid
tsu
Valid
th
tsu
80%
37
DLPC900
www.ti.com
DLPS037D – OCTOBER 2014 – REVISED MARCH 2019
Product Folder Links: DLPC900
Submit Documentation Feedback
Copyright © 2014–2019, Texas Instruments Incorporated
(1)
The minimum cycle time (tc) for DCK_A and DCK_B includes 1.0% spread spectrum modulation.
(2)
The DMD LVDS interface uses a double data rate (DDR) clock, thus both rising and falling edges of DCK_A and DCK_B are used to
clock data into the DMD. As a result, the minimum tw(H) and tw(L) parameters determine the worse-case DDR clock cycle time.
(3)
Output setup and hold times for DMD clock frequencies below the maximum can be calculated as follows:
tosuclock) = tosumax) + 250000 × (1 / ƒclock – 1 / 400) and tohclock) = tohmax) + 250000 × (1 / ƒclock – 1 / 400) where ƒclock is in MHz.
(4)
The DLPC900 is a Full-Bus DMD signaling interface. Figure 18 shows the controller connections for this configuration.
(5)
The pulse duration minimum for any clock rate can be calculated using the following formulas.
(a) Pulse duration minimum when using spread spectrum
(a) Duty cycle % = 49.06 – [0.01335 × clock frequency (MHz)]
(b) Minimum pulse duration = 1 / clock frequency × DC%
(a) Example: At 400 MHz: DC% = 49.06 – [0.01335 × 400] = 43.72%
(b) MPW = 1 / 400 MHz × 0.4372 = 1093.0 ps
(b) Pulse duration minimum when not using spread spectrum
(a) Duty cycle % = 49.00 – [0.01055 × clock frequency (MHz)]
(b) Minimum pulse duration = 1 / clock frequency × DC%
(a) Example: At 400 MHz: DC% = 49.00 – [0.01055 × 400] = 44.78%
(b) MPW = 1 / 400 MHz × 0.448 = 1119.5 ps
(6)
A duty cycle specification is not provided because the key limiting factor to clock frequency is the minimum pulse duration (that is, if the
other half of the clock period is larger than the minimum, it is not limiting the clock frequency).
6.15 DMD LVDS Interface Switching Characteristics
Switching characteristics over recommended operating conditions
(1) (2) (3) (4) (5) (6)
PARAMETER
FROM (INPUT)
TO (OUTPUT)
MIN
MAX
UNIT
ƒclock
Clock frequency, DCK_A
N/A
DCK_A
100
400
MHz
tc
Cycle time, DCK_A1
N/A
DCK_A
2475.3
ps
tw(H)
Pulse duration, high 5 (50% to 50% reference
points)
N/A
DCK_A
1093
ps
tw(L)
Pulse duration, low 5 (50% to 50% reference
points)
N/A
DCK_A
1093
ps
tt
Transition time, tt = tƒ / tr (20% to 80% reference
points)
N/A
DCK_A
100
400
ps
tosu
Output setup time at max clock rate3
DCK_A
↑↓
SCA, DDA(15:0)
438
ps
toh
Output hold time at max clock rate3
DCK_A
↑↓
SCA, DDA(15:0)
438
ps
ƒclock
Clock frequency, DCK_B
N/A
DCK_B
100
400
MHz
tc
Cycle time, DCK_B1
N/A
DCK_B
2475.3
ps
tw(H)
Pulse duration, high 5 (50% to 50% reference
points)
N/A
DCK_B
1093
ps
tw(L)
Pulse duration, low 5 (50% to 50% reference
points)
N/A
DCK_B
1093
ps
tt
Transition time, tt = tƒ / tr (20% to 80% reference
points)
N/A
DCK_B
100
400
ps
tosu
Output setup time at max clock rate3
DCK_B
↑↓
SCB, DDB(15:0)
438
ps
toh
Output hold time at max clock rate3
DCK_B
↑↓
SCB, DDB(15:0)
438
ps
tsk
Output skew, channel A to channel B
DCK_A
DCK_B
250
ps
Figure 13. DMD LVDS Interface




HTML 页

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79  80  81  82  83 


数据表 下载




链接网址


Privacy Policy
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ]  

关于 Alldatasheet    |   广告服务   |   联系我们   |   隐私政策   |   书签   |   链接交换   |   制造商名单
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  , Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp  |   Russian : Alldatasheetru.com
Korean : Alldatasheet.co.kr   |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com  |   Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl