数据搜索系统,热门电子元器件搜索 |
|
CS8421-CNZR 数据表(PDF) 11 Page - Cirrus Logic |
|
CS8421-CNZR 数据表(HTML) 11 Page - Cirrus Logic |
11 / 36 page CS8421 DS641PP1 11 CS8421 VD VL Serial Audio Source ILRCK ISCLK SDIN BYPASS +2.5 V +3.3 V or +5.0 V 0.1 µF0.1 µF Serial Audio Input Device OLRCK OSCLK SDOUT XTI RST SRC_UNLOCK SAOF TDM_IN Hardware Control Settings GND SAIF MS_SEL GND ** 1 k Ω * Figure 6. Typical Connection Diagram, No External Master Clock * When no external master clock is supplied to the part, both input and output must be set to salve mode for the part to operate properly. This is done by connecting the MS_SEL pin to ground through a resis- tance of 0 Ω to 1 kΩ ± 1% as stated in Table 1, “Serial Audio Port Master/Slave and Clock Ratio Select Startup Options (MS_SEL),” on page 13 ** The connection (VL or GND) and value of these two resistors determines the mode of operation for the input and output serial ports as described in Table 1, “Serial Audio Port Master/Slave and Clock Ratio Select Startup Options (MS_SEL)", Table 2, “Serial Audio Input Port Startup Options (SAIF)", and Table 3, “Serial Audio Output Port Startup Options (SAOF)", all on page 13. |
类似零件编号 - CS8421-CNZR |
|
类似说明 - CS8421-CNZR |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |