数据搜索系统,热门电子元器件搜索
Selected language     Chinese  ▼
部分名称
         详细搜索


LC4064ZC-75T100C Datasheet(数据表) 3 Page - Lattice Semiconductor

部件型号  LC4064ZC-75T100C
说明  3.3V/2.5V/1.8V In-System Programmable SuperFAST High density PDLs
下载  91 Pages
Scroll/Zoom Zoom In 100% Zoom Out
制造商  LATTICE [Lattice Semiconductor]
网页  http://www.latticesemi.com
标志 

 
 3 page
background image
Lattice Semiconductor
ispMACH 4000V/B/C/Z Family Data Sheet
3
Figure 1. Functional Block Diagram
The I/Os in the ispMACH 4000 are split into two banks. Each bank has a separate I/O power supply. Inputs can
support a variety of standards independent of the chip or bank power supply. Outputs support the standards com-
patible with the power supply provided to the bank. Support for a variety of standards helps designers implement
designs in mixed voltage environments. In addition, 5V tolerant inputs are specified within an I/O bank that is con-
nected to VCCO of 3.0V to 3.6V for LVCMOS 3.3, LVTTL and PCI interfaces.
ispMACH 4000 Architecture
There are a total of two GLBs in the ispMACH 4032, increasing to 32 GLBs in the ispMACH 4512. Each GLB has
36 inputs. All GLB inputs come from the GRP and all outputs from the GLB are brought back into the GRP to be
connected to the inputs of any other GLB on the device. Even if feedback signals return to the same GLB, they still
must go through the GRP. This mechanism ensures that GLBs communicate with each other with consistent and
predictable delays. The outputs from the GLB are also sent to the ORP. The ORP then sends them to the associ-
ated I/O cells in the I/O block.
Generic Logic Block
The ispMACH 4000 GLB consists of a programmable AND array, logic allocator, 16 macrocells and a GLB clock
generator. Macrocells are decoupled from the product terms through the logic allocator and the I/O pins are decou-
pled from macrocells through the ORP. Figure 2 illustrates the GLB.
I/O
Block
ORP
ORP
16
16
36
Generic
Logic
Block
Generic
Logic
Block
I/O
Block
ORP
ORP
16
36
Generic
Logic
Block
Generic
Logic
Block
I/O
Block
I/O
Block
36
36
16
16
16
16
16




HTML 页

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79  80  81  82  83  84  85  86  87  88  89  90  91 


数据表 下载



相关电子零件

部件型号部件说明Html View制造商
ISPLSI2032EIn-System Programmable SuperFAST High Density PLD 1 2 3 4 5 MoreLattice Semiconductor
2064VL2.5V In-System Programmable SuperFAST™ High Density PLD 1 2 3 4 5 MoreLattice Semiconductor
8840In-System Programmable SuperBIG™ High Density PLD 1 2 3 4 5 MoreLattice Semiconductor
ISPLSI1016EAIn-System Programmable High Density PLD 1 2 3 4 5 MoreLattice Semiconductor
2096EIn-System Programmable SuperFAST™ High Density PLD 1 2 3 4 5 MoreLattice Semiconductor
2096VE3.3V In-System Programmable SuperFAST™ High Density PLD 1 2 3 4 5 MoreLattice Semiconductor
2096VL2.5V In-System Programmable SuperFAST™ High Density PLD 1 2 3 4 5 MoreLattice Semiconductor
2128EIn-System Programmable SuperFAST™ High Density PLD 1 2 3 4 5 MoreLattice Semiconductor
2128VE3.3V In-System Programmable SuperFAST™ High Density PLD 1 2 3 4 5 MoreLattice Semiconductor
1024In-System Programmable High Density PLD 1 2 3 4 5 MoreLattice Semiconductor

链接网址

ALLDATASHEET是否为您带来帮助?  [ DONATE ]  

关于 Alldatasheet    |   广告服务   |   联系我们   |   隐私政策   |   书签   |   链接交换   |   制造商名单
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  , Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp  |   Russian : Alldatasheetru.com
Korean : Alldatasheet.co.kr   |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com  |   Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl