 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
ADSP-21366SCSQZENG 数据表(PDF) 1 Page - Analog Devices |
|
||||||||||||||||||||||||||||||
ADSP-21366SCSQZENG 数据表(HTML) 1 Page - Analog Devices |
|
|
1 / 54 page  a Preliminary Technical Data SHARC and the SHARC logo are registered trademarks of Analog Devices, Inc. SHARC® Processor ADSP-21365/ADSP-21366 Rev. PrA Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective companies. One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106 U.S.A. Tel:781.329.4700 www.analog.com Fax:781.326.8703 © 2004 Analog Devices, Inc. All rights reserved. SUMMARY High performance 32-bit/40-bit floating point processor optimized for high performance automotive audio processing Audio decoder and post processor-algorithm support with 32-bit floating-point implementations Non-volatile memory may be configured to support audio decoders and post processor-algorithms like PCM, Dolby Digital EX, Dolby Prologic IIx, DTS 96/24, Neo:6, DTS ES, MPEG2 AAC, MPEG2 2channel, MP3, and functions like Bass management, Delay, Speaker equalization, Graphic equalization, and more. Decoder/post-processor algo- rithm combination support will vary depending upon the chip version and the system configurations. Please visit www.analog.com/SHARC Single-Instruction Multiple-Data (SIMD) computational architecture On-chip memory—3M bit of on-chip SRAM and a dedicated 4M bit of on-chip mask-programmable ROM Code compatible with all other members of the SHARC family The ADSP-21365/6 is available with a 333 MHz core instruc- tion rate and unique audio centric peripherals such as the Digital Audio Interface, S/PDIF transceiver, DTCP (Digital Content Transmission Protocol) available on the ADSP- 21365 only, serial ports, 8-channel asynchronous sample rate converter, precision clock generators and more. For complete ordering information, see Ordering Guide on page 51 Figure 1. Functional Block Diagram – Processor Core ADDR DATA IOD ADDR DATA IOA ADDR DATA IOA SRAM 1M BIT ROM 2M BIT SRAM 0.5M BIT BLOCK 0 BLOCK 1 BLOCK 2 BLOCK 3 ADDR DATA IOA IOP REGISTERS (MEMORY MAPPED) SEE “ADSP-21365/6 MEMORY AND I/O INTERFACE FEATURES” SECTION FOR DETAILS I/O PROCESSOR AND PERIPHERALS 6 JTAG TEST & EMULATION 32 PM ADDRESS BUS DM ADDRESS BUS 32 PM DATA BUS DM DATA BUS 64 64 PX REGISTER PROCESSING ELEMENT (PEY) PROCESSING ELEMENT (PEX) TIMER INSTRUCTION CACHE 32 X 48-BIT DAG1 8X4X32 DAG2 8X4X32 CORE PROCESSOR PROGRAM SEQUENCER SRAM 1M BIT ROM 2M BIT SIGNAL ROUTING UNIT SRAM 0.5M BIT 4 BLOCKS OF ON-CHIP MEMORY IOD IOA IOD IOD SPI SPORTS IDP PCG TIMERS SRC SPDIF DTCP S |
类似零件编号 - ADSP-21366SCSQZENG |
|
类似说明 - ADSP-21366SCSQZENG |
|
|
链接网址 |
| 隐私政策 |
| ALLDATASHEETCN.COM |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
